

# Experiment 5

Decoder and Demultiplexer

Digital Systems

EEE3342C-20FALL 0011

**Pre-Laboratory Assignment:**

1. Read this experiment to become familiar with this experiment.
2. Draft the Design Specification Plan.
3. Draft the Test Plan for the experiment.

**Objective:**

To learn to design and implement decoders and how to select one output at a time. A 2to4 and 3to8 decoders will be implemented.

**Equipment:**

The Xilinx's FPGA VIVADO HLx Editions design tools are available in the laboratory. These tools can also be downloaded from Xilinx's web site at [www.xilinx.com](http://www.xilinx.com). The WebPack version of this tool that we use for the laboratory experiments are located under the support download section at the related website (<https://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2017-4.html>). Please take note that the file download size exceeds 1 GB and also during the installation process updates may have to be installed. It can take you up to a few hours to download and install the software on your computer. The user does not need to have the BASYS development board interface to the computer to design and simulate an FPGA.

**Design Steps:**

I created the project (decoder\_proj) and designed the 2-to-4 decider with its input and outputs. Then I designed the 3-to-8 decoder and used to 2-to-4 decoder in the 3-to-8 decoder.

```
module decoder_2_4(en, in, out);  
    input en; // Enable signal  
    input [1:0] in;  
    output reg[3:0] out; // Declare 'out' as a register  
    always@(en or in) // Fill the sensitivity list begin  
        if(en==1)  
        begin  
            case(in)  
                2'b00: out = 4'b0001;  
                2'b01: out = 4'b0010; // Fill this line  
                2'b10: out = 4'b0100; // Fill this line  
                2'b11: out = 4'b1000; // Fill this line  
            endcase  
        end  
        else  
        begin  
            out = 4'b0000; // What should 'out' be?  
        end  
    endmodule  
] module decoder_3_8 (  
    input [2:0] in, // 3-bit input  
    output [7:0] out // 8-bit output  
    //wire wire1; // Declaring a wire  
);  
    //module mydecoder24vlog (en, in, out);  
        decoder_2_4 decoder0 (  
            .en(~in[2]),  
            .in(in[1:0]),  
            .out(out[3:0])  
        );  
  
        decoder_2_4 decoder1 (  
            .en(in[2]),  
            .in(in[1:0]),  
            .out(out[7:4])  
        );  
    ] endmodule
```

I then ran synthesis and implementation, to implement I/O Planning and Schematics. I then changed the I/O std to LVCMOS33 in the I/O Planning.

The screenshot displays the Xilinx Vivado IDE interface. The top pane shows the Package Editor with a grid of pins. The bottom pane shows the I/O Ports configuration table.


**Package Editor:** The top pane shows a grid of pins. The pins are labeled with letters A-W and numbers 1-19. The pins are colored and labeled with their functions: S (Set), C (Clock), and G (General).

**I/O Ports Configuration:** The bottom pane shows the I/O Ports configuration table. The table has columns for Name, Direction, Neg Diff Pair, Package Pin, Fixed, Bank, I/O Std, Vcco, Vref, Drive Strength, Slew Type, Pull Type, Off-Chip Termination, and IN\_TIE.

Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Termination	IN_TIE
All ports (11)													
in (3)	IN			<input type="checkbox"/>	14	LVCMOS33*	3.300				NONE	NONE	
out (8)	OUT			<input type="checkbox"/>	14	LVCMOS33*	3.300		12	SLOW	NONE	FP_VTT_50	
Scalar ports (0)													

Then I generated the schematic of the 3-to-8 decoder.

I then programmed the logic for the simulation.



```
module decoder_sim(

);

    wire [7:0] out_t;
    reg [2:0] in_t;


    decoder_3_8 UUT(
        .out(out_t),
        .in(in_t)
    );

    initial begin
        in_t = 3'b000;
    end

    always #10 in_t[0] = ~in_t[0];
    always #20 in_t[1] = ~in_t[1];
    always #40 in_t[2] = ~in_t[2];

endmodule
```

I then ran a behavioral simulation.




(behavioral)

### 3-to-8 Decoder circuit Schematic

#### Logic Diagram:

The resulting schematic diagram for the 3-to-8 decoder.



#### Design Specification Plan:


This is the design specification for a 3-to-8 decoder. It has one input (`in[2:0]`) and one output (`out[7:0]`).

The screenshot displays the Xilinx Vivado IDE interface. The top-left pane shows the 'Device Constraints' window with the 'Internal VREF' folder expanded, listing voltages (0.6V, 0.675V, 0.75V, 0.9V) and I/O Banks (14, 16, 34, 35). The bottom-left pane shows the 'Source File Properties' for 'const.xdc', indicating it is enabled and located at 'C:/Users/spens/Desktop/digital\_systems\_hdl/dec'. The main workspace shows the 'Package' window with a pin grid for 'decoder\_3\_8.v'. The bottom-right pane shows the 'IO Ports' configuration table.

Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Termination	IN_TIE
All ports (11)													
in (3)	IN			<input type="checkbox"/>	14	LVCMOS33*	3.300				NONE	NONE	
out (8)	OUT			<input type="checkbox"/>	14	LVCMOS33*	3.300		12	SLOW	NONE	FP_VTT_50	
Scalar ports (0)													

## Results Statement:

Here is the behavioral simulation results for the multiplexer.






<u>In2</u>	<u>In1</u>	<u>In0</u>	<u>Out7</u>	<u>Out6</u>	<u>Out5</u>	<u>Out4</u>	<u>Out3</u>	<u>Out2</u>	<u>Out1</u>	<u>Out0</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>
<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>
<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>
<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>

### **3-to-8 Decoder circuit Verilog**

#### **Logic Diagram**

The resulting schematic diagram for the 3-to-8 decoder.



### Design Specification Plan

This is the design specification for a multiplexer. It has two inputs (`in[2:0]`) and one output (`out[7:0]`).

```
module decoder_sim(

);

    wire [7:0] out_t;
    reg [2:0] in_t;

    decoder_3_8 UUT(
        .out(out_t),
        .in(in_t)
    );

    initial begin
        in_t = 3'b000;
    end

    always #10 in_t[0] = ~in_t[0];
    always #20 in_t[1] = ~in_t[1];
    always #40 in_t[2] = ~in_t[2];

endmodule
```


The screenshot displays the Xilinx Vivado IDE interface. The top pane shows the 'Device Constraints' tab for the 'decoder\_3\_8.v' device. The 'Internal VREF' section is expanded, showing a list of voltage levels (0.6V, 0.675V, 0.75V, 0.9V) and a 'NONE (4)' folder containing I/O Banks 14, 16, 34, and 35. The 'Source File Properties' tab is also visible, showing the 'const.xdc' file is enabled and located at 'C:/Users/spens/Desktop/digital\_systems\_hdl/dec'. The bottom pane shows the 'IO Pins' table, which lists the pins and their properties.

Name	Direction	Neg Diff Pair	Package Pin	Fixed	Bank	I/O Std	Vcco	Vref	Drive Strength	Slew Type	Pull Type	Off-Chip Termination	IN_TIE
All ports (11)													
In (3)													
in (3)	IN			<input type="checkbox"/>	14	LVCMOS33*	3.300				NONE	NONE	
Out (8)													
out (8)	OUT			<input type="checkbox"/>	14	LVCMOS33*	3.300	12	SLOW	NONE	FP_VTT_50		
Scalar ports (0)													

## Results Statement

Explanation of pictures and tables.

Here is the behavioral simulation results.




<u>In2</u>	<u>In1</u>	<u>In0</u>	<u>Out7</u>	<u>Out6</u>	<u>Out5</u>	<u>Out4</u>	<u>Out3</u>	<u>Out2</u>	<u>Out1</u>	<u>Out0</u>
<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>
<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>
<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>
<u>0</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>
<u>1</u>	<u>1</u>	<u>1</u>	<u>1</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>	<u>0</u>

## Test Plan

The design was tested through a behavioral simulation that looped through every possible input for each selector option paired with each input option, which would give every output.

### Burglar alarm controller circuit

Here is the behavioral simulation results.



### Conclusion

All of my results came out as expected and agreed with each other, including the simulation. By analyzing the simulation and the 2-to-4 decoders that were used to build the 3-to-8 decoders, with some trial and error with the programming logic, it really helped with understanding how the 3-to-8 decoder works.

1. If the decoder has active low outputs (74155) instead of active high outputs as the case for our 3-to-8 decoder, why can a NAND gate be used to logically OR its outputs?

A NAND gate can be used to “logically OR” the output due to the fact that a negated OR the same as a NAND.

2. Which MSI function, multiplexer or decoder would best implement multiple output functions (i.e. many functions of the same input variables)? Why?


A decoder would be the best choice to implement multiple output functions since a decoder can do minterm expansion of a function.

3. What are the advantages of using an FPGA over MSI devices or SSI devices?

Cheap, physically small, and very low power usage.

4. In this experiment, we used the enable line in the 2-to-4 decoder to build a 3-to-8 decoder from two 2-to-4 decoders. What needs to be added to our 3-to-8 decoder in order to be able to build a 4-to-16 decoder using two 3-to-8 decoders? What would we need to add to said 4-to-16 decoder in order to build a 5-to-32 decoder using two 4-to-16 decoders? Draw a schematic of a 5-to-32 decoder using four 3-to-8 decoders.

4 3-to-8 decoders are needed for a 5-to-32 decoder.



5. Write the Test Plan of how this experiment should be tested.
6. Write the Product Specification Plan to verify all the requirements have been met.