## **6502 Machine Language Hex Codes**

					ــــــــــــــــــــــــــــــــــــــ					ω.		<u>ــــــــــــــــــــــــــــــــــــ</u>			s.
op <sub>G</sub>	Definition	<sup>Immediat</sup> e	Accumulator	Zero Page	Zero Page,X	Zero Page, Y	Absolute	Absolute, X	Absolute, y	Indirect Abs.	(Zero Page,X)	(Zero Page), Y	ρ <sub>θ</sub>	iive iive	Affects Flags
Opcode	Defit	, , ,	4ccu	Zero	Zero	Zero	Abs <sub>c</sub>	Abs <sub>c</sub>	4bsc	<sup>I</sup> ndir <sub>a</sub>	Rerc	/Zerc	Implied	Relative	$A_{ffe_C}$
ADC	Add with Carry	69	<u> </u>	65	75	<u>,                                     </u>	6D	7D	79		61	71	Ò	Ò	N,V,Z,C
AND	Bitwise AND with Accumulator	29		25	35		2D	3D	39		21	31			N,Z
ASL	Arithmetic Shift Left		0A	06	16		0E	1E							N,Z,C
BCC	Branch on Carry Clear													90	
BCS	Branch on Carry Set													B0	
BEQ BIT	Branch on Equal Test Bits			24			2C							F0	NI \ / 7
BMI	Branch on Minus			24			20							30	N,V,Z
BNE	Branch on Not Equal													D0	
BPL	Branch on Plus													10	
BRK	Break												00	10	В
BVC	Branch on Overflow Clear													50	
BVS	Branch on Overflow Set													70	
CLC	Clear Carry												18		С
CLD	Clear Decimal												D8		D
CLI	Clear Interrupt												58		I
CLV	Clear Overflow												B8		V
CMP	Compare Accumulator	C9		C5	D5		CD	DD	D9		C1	D1			N,Z,C
CPX		E0		E4			EC								N,Z,C
CPY	Compare Y Register	C0		C4			CC								N,Z,C
DEC	Decrement Memory			C6	D6		CE	DE							N,Z
DEX	Decrement X												CA		N,Z
DEY	Decrement Y												88		N,Z
EOR	Bitwise Exclusive OR	49		45	55		4D	5D	59		41	51			N,Z
INC	Increment Memory			E6	F6		EE	FE					<b>-</b>		N,Z
INX	Increment X												E8		N,Z
INY	Increment Y						40			00			C8		N,Z
JMP	Jump						4C			6C					
JSR LDA	Jump to Subroutine	40		A5	B5		20 AD	BD	B9		A1	B1			N 7
LDX	Load Accumulator Load X Register	A9 A2		A6	DΟ	В6	AE	סט	BE		AI	ы			N,Z N,Z
LDX	Load Y Register	A0		A4	B4	ЪО	AC	ВС	DL						N,Z
LSR	Logical Shift Right	70	4A	46	56		4E	5E							N,Z,C
NOP	No Operation		7/1	70	50		7_	JL.					EA		14,2,0
ORA	Bitwise OR with Accumulator	09		05	15		0D	1D	19		01	11	_, \		N,Z
PHA	Push Accumulator to Stack	00					UD	10	10		01	• •	48		11,2
PHP	Push Processor Status to Stack												08		
PLA	Pull Accumulator off Stack												68		N,Z
PLP	Pull Processor Status off Stack												28		ALL
ROL	Rotate Left		2A	26	36		2E	3E							N,Z,C
ROR	Rotate Right		6A	66	76		6E	7E							N,Z,C
RTI	Return from Interrupt												40		ALL
RTS	Return from Subroutine												60		
SBC	Subtract with Carry	E9		E5	F5		ED	FD	F9		E1	F1			N,V,Z,C
SEC	Set Carry												38		С
SED	Set Decimal												F8		D
SEI	Set Interrupt											• •	78		I
STA	Store Accumulator			85	95		8D	9D	99		81	91			
STX	Store X Register			86	2.4	96	8E								
STY	Store Y Register			84	94		8C						A 6		NI 7
TAX	Transfer A to X												AA		N,Z
TAY	Transfer A to Y												A8		N,Z
TSX	Transfer Stack Pointer to X												BA		N 7
TXA TXS	Transfer X to A Transfer X to Stack Pointer								-				8A		N,Z
TYA	Transfer Y to A												9A 98		N,Z
_ , , , ,	Transici i to A												90		14,4

The result of the opcode directly modifies....

System Memory (Gray 2)
8-bit Registers (Accumulator/X/Y) (Sky blue 10)
16-bit Registers (AB, CD, EF, etc.) (Magenta 10)

CPU Status Register (Orange 1) Stack/Stack Pointer (Red 2)

Program Counter (Green 2)

Last update: 2023-10-03

This table originally authored by Lawrence Woodman (https://github.com/lawrencewoodman/machine\_language\_aids) Opcode color coding and formatting changes by Brian Manning (https://github.com/spicyjack/8-16\_bit\_cpu\_info) License: Creative Commons Attribution 4.0 International License (https://creativecommons.org/licenses/by/4.0/)