-	-							
U		, US	N				18C	333
v i	ton	•	67	Third Semester B.E. Makeup Examination, Jan	nuary	2020	è	
J.	-	)		SIGNAL ELECTRONICS				
_		Tin	ne: 3	Mours		Max	Mark	: 100
9		)		Instructions: 1. Answer any one question from each t	Init.			
3		,			L	CO	PO	M
40	The same of		22	. Solve the following Boolean Expression to get the reduced form and	draw	the log	ie circu	it using
		1	п	NAND gates only. Y = B + AB' + ACD+ AC'	(3)	(1)	(1)	(06)
-	-			to oblige to oblige the reduced POS expre				doolean
-			b	Exection				
-				$F(A,B,C,D) = \prod M(0,1,5,9,13,14,15) + d(3,4,7,10,11)$	(3)	(1)	(2)	(06)
-			c.	Solve the given Boolean function by using Quine Mc Clusky method	and fir	nd the	essentia	1 prime
-				implicants.				
-				$F(A,B,C,D) = \sum m(1.3,5,10,11,12,13,14,15)$	(3)	(1)	(2)	(08)
-				OR	oterms	for the	same.	
_	1	2	a	Realize the given Boolean expression using NAND gates and find the mi	merms	10.7 10.0		
7	1000			$F = AC + AB^*C + ACD$	(2)	(1)	(1)	(06)
7			b	Make use of K-Map reduction technique to obtain the reduced SOP expr	ession	for the	given i	жысын
-				function. $F(A,B,C,D) = \sum m(0,1,5,9,13,14,15) + d(3,4,7,10,11)$			(2)	(06)
-				Identify all the prime and essential prime implicants of the following Bo	(3) oolean	(I) functio	(2) n using	
The	The same		c	Mc Clusky method.				
- No				$F(A,B,C,D) = \sum m(2,3,6,7,8,9,13,15)$	(3)	(1)	(2)	(08)
-				UNIT - II		, , ,		
				Define a Multiplexer. Implement the given Boolean function using 8:1	multir	lexer.	Conside	er D as
-		3	a.	MEV.				
7				$F(A,B,C,D) = \Sigma m(0,1,3,4,5,7,9,11,13,15).$	(3)	(2)	(1)	(06)
2	Part of		b.	Design and illustrate a 1-bit magnitude comparator with a neat diagram an				
2	1				(3)	(2)	(2)	(06)
2			c.	Define Decoder. Design and explain a BCD-to-Decimal decoder.	(3)	(2)	(2)	(08)
2	1			OR	(**)	1-7		
_			ä	Design a 4-bit odd parity generator. Write any one application of the same			G.,	ines
9			ь	Compare Decoder and Demultiplexer, make use of suitable Decoder and i	(2) multi-ii	(2) nout Ol	(1) Reate t	(06) o
9	-			implement the following functions:				
300	Name and Address of the Owner, where			$F1(A,B,C) = \sum m(1,3,7)$ $F2(A,B,C) = \sum m(2,3,5)$ $F3 = \sum m(0,1,5,7)$	(2)	(2)	(2)	(06)
	OR THE OWNER.		c	How a PAL is different from PLA? Realize the following functions using	(2) PAL.	(-)	(2)	1,000
-	1			Al= V,B,C, + V,BC + V,BC + VBC,				
-=	-			Y2 = ABC	(1)	(2)	(2)	(08)
_					, , ,	4	- 7	3 300
	_			Note: L (Level),CO (Course Outcome), PO (Programme Outcome), M [Marks]	j			

							1	THE REAL PROPERTY.
=	_0	UNIT - III	o				٥	
	a.	Explain propogation delay time. If propogation delay is 20 nano seconds	s what is	the ma	aximur	n clock		
		frequency. Draw the circuit for PT forming circuit.	(3)	(3)	(1)	(06)	8	
	b.	Realize SR flip flop using NOR gates.	(3)	(3)	(2)	(06)		
	e.	Derive the characteristics equations for SR, JK flip flops with state train				9 9		THE REAL PROPERTY.
		excitation tables.					10	
			(3)	(3)	(2)	(08	) 🤞	
6	a.	OR					4	100
-		Explain working of (i) gated JK flip flop (ii) gated D flip flop.	(2)	(3)	(1)	(06	0	A. Carrier de la
	b.	Explain working of JK master slave flip flop.	0,373		A.		-	
		Desired 1	(2)	- °(3)	(1)		5)	- III
	e,	Derive the characteristics equations for T, JK flip flops with state trans excitation tables	ation dia	gram a	nd wn	te the		o Die
		Section of the contract of the	(3)	(3)	(2	) (1)	8)	
		UNIT - IV	4	(5)	,-,	, ,	.,	
7	a.	List out the applications of a shift register and with a neat logic diag	gram ex	plain ti	he wor	king o		S THE
		serial adder.						111
		()Y	(2)	(3)	(1	) (	16)	The state of the s
	b.	How to convert JK flp flop into T flip flop and explain the steps.	98.2				9.53	
	c.	Design a MOD 6 complement was a second of the second	(1)			,	06)	
		Design a MOD-6 synchronous upcounter using JK flip flops and ex- logic diagram and truth table.	xplain it	s open	ition v	viin a i	neat	- III.
		and the state of t	(3)	(3		2) (	(80)	
		OR C	(5)	(0)	,	-, ,	,	1
8	а.	Develop the logic diagram of a 4 bit Serial In Parallel Out shift registe	er and e	splain i	its wor	king.		
		-	(3	) (3	) (	(2)	(06)	
	ъ.	Explain with a neat diagram and Truth Table 3-bit Ripple down count	ter using	JK fli				0
			(2		3)		(06)	A THE
	C.	Design a MOD-8 synchronous apcounter using JK flip flops and expl	lain its c	peratio	on with	i a neat		-
		logic diagram and truth table.			•		mes	
		HMIT W	(.	3) (	3)	(1)	(08)	1111
9	a.	Explain the working of 2-bit Simultaneous A/D converter.					. 9	2-10
,	4.	e-spania are working or 2-bit simultaneous A/D convener.	٠,	2) (	3)	(1)	(06)	0
	ъ.	Develop verilog program for following circuits in Data flow model.		2) (	(3)	(1)	(00)	THE STATE OF THE S
		1. 4:1 Multiplexer 2. 1-bit Full Adder						2-11
				(3)	(4)	(2)	(06)	2
	C.						-	The second second
		1100 when V= *5 volts.						3
				(2)	(3)	(1)	(08)	O III
		OR						- HW
10	a.	Explain the working of 4-bit Successive Approximation type A/D e	converte					2
				(2)	(3)	(1)	(06	
	b.							3-11
		1. 2:4 Decoder 2. 8:1 Multiplexer			0.0			2
		- I ALS DAD LIL DIG TO LA COLLEGE		(3)	(4)	(2)	(06	
	C.	Explain 4-bit R-2R ladder DAC and find the output when DAC	Cinput	18 T10	010 ar	id volt	age v	- 3-W
		+5v.Also what is the voltage resolution?		(2)	(3)	415	40	9)
				(2)	(3)	(1)	(o	8)
								200

Note: L(Level), CO (Course Outcome), PO (Programme Outcome), M (Marks)

ŲSI	N			18	CS/IS	33				
		Third Semester B.E. Semester End Examination, Dec.	JJan.	2019	-20					
		DIGITAL ELECTRONICS								
Tin	ne: 3	Hours	ļ	Max. N	larks: 1	100				
	Instructions: 1. Answer one full question from each unit.									
		manuchous. 7. manus one jun que								
		UNIT - I	L	co	PO	M				
1	a.	Solve the given Boolean function using Boolean algebra and realize using	NANI	) gates		44				
		Y = A'BC+ABC+ABC+AB			16	(0.0)				
		1.5 -1.5 -1.5 -1.5 -1.5	(3)	(13	or the	(06)				
	b	Make use of K-Map reduction technique to obtain the simplified SOI Boolean function and realize using logic gates.	expit	asion	ioi ilie	given				
		F (A,B,C,D) = $\Sigma$ m (2,3,4,5,6,7,10,11,12)	5							
		n Transfer of the contract of	(3)	(1)	(2)	(06)				
-	C.	Apply Quine McClusky reduction technique to simplify the given Booles logic circuit for the same.	an exp	ression	and dra	iw the				
0		$F(A,B,C,D) = \Sigma m(0,1,2,3,4,5,12,13,14) + d(6,15)$				(1)				
			(3)	(1)	(2)	(08)				
		OR Lists and the state of the s								
2	a.	List the minterms for the given logic circuit.								
		A -								
		В								
		6								
		0 —								
		Maria de la compania del compania del compania de la compania del compania de la compania del compania de la compania del compania dela	(3)	(1)	(1)	(06)				
	b.	Make use of K-Map reduction technique to obtain the simplified PO Boolean function and realize by using NOR gates	S expr	ession	tor the	given				
		$F(A,B,C,D) = \Pi M(0,1,4,5,8,12,13)$								
)			(3)	(1)	(2)	(06)				
	C.	Apply Quine McClusky reduction technique to simplify the given Bo essential prime implicants.	oolean	expres	sion an	d tina				
		F(A,B,C,Q) ≤Σtn(1,3,5,7,12,13,14,15)								
		20°	(3)	(1)	(2)	(08)				
3	٠.	UNIT - II  Implement the given Boolean function using 8:1 multiplexer. Consider A	L m ME	co	PO	M				
,	-	$P(A,B,C,D) = \Sigma m(0,1,3,4,5,7,9,11,13,15).$	as IVIE	٧.						
	٠, ``	2	(3)	(2)	(2)	(06)				
4	₽,	Define decoder. Implement following functions using suitable decoder $f_1(A,B,C) = \sum m(0,1,6)$	7							
,	,	$f_2(A,B,C) = \sum m(2,4,6)$								
			(3)	(2)	(1)	(06)				
	C.	Design 2-bit magnitude comparator with the help of neat logic diagram basic gates.	. Imple	ment t	he same	using				
		oasie gates.		/	/11	(08)				
		•	(3)	(2)	(2)	(00)				

Note: L (Level), CO (Course Dutcome), PO (Programme Outcome), M (Marks)

(4) (3) (2) (08)