Third Semester B.E. Makeup Examination, January 2020 COMPUTER ORGANIZATION / COMPUTER ORGANIZATION AND ARCHITECTURE

-				COMPOTER					ine		
-	Time	:: 3 1	COMPUT	TER ORGANIZA	TION	AND A	RCHII	ECIL	Max. M	larks:	100
30				nswers must be brief ar	ud to the	point.					
3			2. S	uitable data may be ass	umed, wi	ith better	reasoning.				
-			4. 11	Praw diagrams, whereve Vrite question number p	property.						
			5 1	nswer any FIVE full qu	uestions	choosing	at least one	from c	ach un	it.	
3	1			UNIT - I					co	PO	M
-	1	a.	With the block diag	ram of connections bety	ween the	processor	and memo	ry, iden	tify typ	ical ste	ps of
3			execution of an instr					(2)	(1)	(1)	(06)
-		b,	Define performance	of a computer. How slo	wer men	nory affec	ting perfor	7			
			processor clock, wit			,,					
		c.	Decorrer or continu	time, T, is to be exact	mined fo	r a certa	in high-levi	(1) cl lang	(1) uage pr	(1) ogram	(06) The
			program is run on a	R or a C computer. Th	e value o	f S in the	Texpression	on for th	he Risc	_ macn	ine is
			1.2. but it is only 1.	5 for the CISC machin	e. Both n	nachines l	have the sar	ne cloc	k rate,	R, Car	cutate
			as a percentage of the	e value for N, the numb he N value for the R ma	ichine, if	time for e	execution of	the C	machin	c is to	be no
			longer than that on t	the R machine?						(2)	(08)
				OR				(3)	(2)	(2)	(00)
	2	a.	Calculate overall S	PEC rating, with the r	unning ti	ime data,	of reference	e com	puter ar	nd com	puter
			under test.					uite 4			
_				Running time in pS Reference Computer	Suite I 600µS	Suite 2 100 µS	and the second s	00 μS			
				Computer under test	400 μS	80 µS	and the same of the same of	00 μS			
				1000				(3)	(1)	(2)	(05)
		b.	Explain Straight-lin	e and Branching sequen	cing, with	h example	e - addition	of n nu (2)	mber pr (2)	ogram (1)	(05)
-		c.	For all 10 addressin	g modes, identify exam	ples of as	sembly la	nguage inst				-
								(2)	(2)	(1)	(10)
-				UNIT - II				L.	CO	PO	M
_	3	a.	Develop an ALP the back to the display.	nat reads one line from using assention	the keyb	oard, sto	res it in me	mory t	unter, a	ind eci	ioes it
_								(3)	(2)	(1)	(06)
_		b.	Summarize the sequ	ience of events involved	Lin handl	ling an int	errupt requ				
_		c.	Explain all three me	thods of handling multi	ple devic	es, with n	eat sketche	(2) s and b	(1) rief one	(1) ration.	(06)
-		٠.	2.47.4		•			(2)	(1)	(1)	(08)
_				OR	Factor v						
_)	4	a.	Explain the differer computer system.	nt registers used in a D	MA inter	face. Illu	strate the u	se of D	MA co	ntrelle	s in a
0								(2)	(1)	(1)	(06)
_		b.	Explain Centralized	bus Arbitration scheme	with nea	at sketch.			757	19.4	(06)
-								(2)	(1)	(1)	(06)

	c.	Assume that two devices, A and B, having ID numbers 510 (0101)2 and	d 610 ((0110)	, respe	сій іў.	
		Point out which device is selected by distributed arbitration.				(08)	
			(4)	(3)	(2)		1
		UNIT - III	I.	co	PO	M	
5	a.	With the help of relevant circuit diagram for static RAM cell, explain how	v a Rea	nd and	Write	an be	6
	b.	performed on it.	(2)	(2)	(1)	(06)	-
	ο,	Show the configuration of a ROM cell and compare the different ROM m			(1)	(05)	
	c.	Illustrate the different manifestion of the state of the	(1)	(2)	(1)	(0.5)	10
		Illustrate the different mapping functions of cache.	(2)	(2)	(1)	(09)	-
		O.P.	(2)	(2)			
6	a.	OR Build an organization of a 1K - 1			CW		9
***		Build an organization of a 1K x 1 memory cell and explain its working.	(3)	(2)	(n)	(06)	1
	b.	Explain direct memory mapping technique.	(3)	~ (- /	~ (.,	(,	100
		inapping technique,	(2)	(2)	(1)	(06)	1000
	C.	Explain the internal organization of a 2M x 8 asynchronous DRAM chip.	1	4.			1
			(2)	(2)	(1)	(08)	-
		UNIT-IV	t.	co	PO	M	A STATE OF THE PARTY OF THE PAR
7	n.	Solve using Booth's Algorithm, the multiplication of +15 and -8				_	1
			(4)	(3)	(2)	(08)	
	b,	Solve using Bit - pair Algorithm, the multiplication of +13 and -6	95.			(0.00)	
	c,	Evoluin v. Ninem Addition Colonial v	(4)	(3)	(2)	(08)	
	•	Explain n - binary Addition - Subtraction logic network.	(2)	(3)	(1)	(04)	
		OR O	(2)	(3)	(1)	(04)	-
8	n.	Solve using Restoring Algorithm, the Divide 8 by 3					S- 1
			(4)	(3)	(2)	(08)	
	b.	Solve using Non - Restoring Algorithm, the Divide 12 by 5					
			(4)	(3)	(2)	(08)	
	C,	With neat sketch show a 4 bit carry look ahead binary adder					
		*************	(1)	(3)	(1)	(04)	-
9		Explain Single – bus organization of the data path inside a process.	L	co	PO	M	
9	a.	explain single - ous organization of the unia pain inside a process.	(2)	(4)	(1)	(00)	-
	b.	Illustrate with a diagram, input and output gating for registers, for the expre	4	4 .	,	1	-
		1. RI _{code} Y _{on}					
		2. R2 _{out} , SelectY, Add, Z _{in}					1
		3. Z _{sut} , R3 _{in}	(2)	m	<i>(</i> 1)	(06)	(-14)
		Rewrite the control sequence for the instruction: Add (R3), R1	(3)	(4)	(1)	(06)	0
	C.		(2)	(4)	(1)	(08)	-
		OR	,.	1.7	4 - 7,		人一個
10	a.	Explain Three - bus organization of the datapath inside a process.					0
			(2)	(4)	(1)	(10)	A LITTE
	b.	Sketch the organization of control unit to allow conditional branching in the					門門
			(3)	(4)	(1)	(10)	O Truit
							O THE
							Alle

-)	
~	US	N N	1	16CS	1534	
	т	hird Semester B.E. Fast Track Semester End Examinati	on, J	uly/A	igust :	2019
-0		COMPUTER ORGANIZATION AND ARCHI	TEC	IUKI	E . Marks	. 100
	Fime	: 3 Hours		,,,,,,	. (,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
						11
700		Instructions: 1. Each Question carry 20 Marks				7
		2 UNIT II and UNIT V are compulsory.	nine u	nits	1	-
		3. Answer three full questions from the remai			PO	M
		UNIT - I	L	CO rv. Wr	_	
Name of Street	n	Explain with diagram, the communication between processor and the	meme	7		
		steps for memory read and write operations.		(1)	(2)	(08)
-3	ъ	Discuss how single bus structure is used to connect different comp	onents	of co	mputer :	system.
Time?		Explain different types of buses.	(1)		(2)	(06)
1		Discuss the Basic Performance Equation, Explain the parameters whi				
	C,	computer system.				
-3		Computer system.	(1)	(1)	(2)	(06)
-		OR	(3)	(2)	(1)	(08)
2	n.	What is byte addressability? Write Big Endian and Little Endian	(3)	(-)	(.,	(00)
-3	b.	address assignments for 2A,2B,4C,4D,5E,EF What is an addressing mode? Explain addressing modes with syntax	(2)	(2)	(1)	(12)
-3	0.	and an example.				
-						
-		HAUT II (compulsory)	L	co	PO	M
1		UNIT - II (compulsory) What is an Interrupt? Discuss with diagram Interrupt priority schemes.				
-3	a.		(2)	(2)	(1)	(10)
	b.	Discuss with diagram the two approaches to bus arbitration.		(3)	(1)	(10)
-			(2)	(2)	(.,	(10)
		Explain with diagram, the internal organization of 2M X 8 dynamic :	memor	v chip	whose s	ells are
4	a.	explain with diagram, the internal organization of 2x4 x o dynamic organized as 4K X 4K array.				
100			(3)	(2)	(1)	(12)
	b.	Draw and Explain the memory hierarchy of a computer system. Discus-	ss the p	arame	ters spe	ed, size
		and cost w.r.t. memory hierarchy.		(2)	(1)	(08)
		OR	, - ,			1 13
100		the condengentiating of 128 blocks of 16 words each, and m	nain m	emory	consist	s of 4K
) 5	n.	blocks of 16 words each. Apply set associative mapped cache with four	r block	es per	set and ;	generate
•		Main memory address. Draw the diagram to show the mapping.				
			(3)	(3)	(1)	(10)
)	b.	Explain Hit Rate and Miss Penalty. Assume that 30% of the instructions perform a read or a write operation. It takes 17 clock cycles to load the	s in a ty	pical j	n mem	ry in
2		ease of cache miss and 1 clock cycle if it is available in cache. Given the	at the	hit rate	in the c	ache
		are 0.95 for instructions and 0.9 for data. Estimate average access time of	experie	meed b	y the pr	accessor.
9		The state of the s	(4)	(3)	(1)	(10)
)		the state of the s	eitas i			
		Note: L (Level), CO (Course Outcome), PO (Programme Outcome), M (Ma	(3)			

6		UNIT-IV		CO		
0	a.	Explain how Booth's algorithm is used to multiply two signed numbers average case and worst case multiplier.	hers.	Discuss	its best	case,
	• 55		(2)	(3)	(1)	(10)
	Ь.	Explain with diagram IEEE floating point representation for single pre- numbers	cisio	n and do	uble pre	cision
			(2)	(3)	(1)	(10)
		OR				. %
7	a.,	Compute (24) *(-8), applying bit pair recoding algorithm.			4	11
			(4)	(3)	(1)	(10)
	b.	Draw and explain circuit arrangement for restoring binary division.				
			(3)	(3)	(1)	(10)
_		UNIT - V (compulsory)	L	CO	PO	M
8	a.	Explain the stages of pipeline. Show with the diagram pipelined and discuss their performance.	non	pipeline	d conce	pt and
			(2)	(4)	(2)	(12)
	Ъ.	Explain with an example dependencies in pipelined processor.	5			
			(2)	(4)	(1)	(08)

10101119-02,00pm. psM CS34/16IS/CS34 Third Semester B.E. Makeup Examination, January 2019 COMPUTER ORGANIZATION AND ARCHITECTURE Time: 3 Hours Max. Marks: 100 Instructions: Accurate answers expected. Unit I & Unit II are compulsory. Answer one full question from the remaining units 2. Data, if necessary, may be assumed. 4. Diagrams, when required, may be drawn. м CO PO UNIT - I Interpret Basic Operational concepts showing connections between the processor and memory with ı п. a neat block diagram. (2)(1)(06)(1)Perform the following operations on the 5 bit signed numbers using 2's complement representation system. Analyze whether an overflow occurs. (i)(-10) + (-13) (ii)(-10) - (+4) (iii)(+7) - (-15) (iv)(+8) + (+10)(4) (08)(1)Define addressing mode and explain any four addressing modes with a suitable example, (06)(1,2)(2)(1)PO M CO UNIT - II Analyze with a program that reads a line from the keyboard, stores in memory buffer, and echoes it 2 back to the display. (06)(4)Examine all three methods of handling multiple devices, with neat sketches and function. Illustrate distributed bus arbitration, assume two devices, A and B, with ID's 510 and 610 (01012 and 01102) for the sake of explanation. (08)(2)(2)(2)PO М CO UNIT - III Explain the internal organization of a memory chip for 1Kx1 memory chip, using decoder and 3 a. multiplexer. (10)(1)(2)(3)With internal organization diagram of a 2Mx8 dynamic memory chip, explain asynchronous DRAM's. (1)(10)(2)(3)OR What is Cache? Explain any two cache mapping functions with neat sketches. (10)(1.2)(3)(1)Summarize the memory hierarchy with respect to speed, size and cost. b. (2)(3)(1)(06)Briefly summarize the different types of Read Only Memory (ROM). (04)(2)(3)(1)м PO CO UNIT - IV Explain with block diagram: ADDER/SUBTRACTOR circuit. Explain how subtraction is achieved 5 a. with an example. (06)(1)(2)(2)Explain sequential circuit multiplication, using a suitable block diagram (06)(1)(2)

Note: L (Level),CO (Course Outcome), PO (Programme Outcome), M (Marks)

(2)

	C.	Solve for Quotient and Reminder, using Restoring Division Algorithm: I	4 divide	by.3.		•	,
			(3)	(4)	(2)	(08)	
		OR	L	CO	PO	M	•
6	a.	Define Bit-stage cell. Using Bit-stage cell explain a 4-bit binary Carry-Le	ook-Ahe	ad add	cr.	1	J
			(2)	(1)	(1)	(06)	
	b,	Explain the non-restoring division algorithm Perform the division of nun same.	nber 8 b	y 3 (8+	3) usin	g .the	
			(2)	(2)	(1)	(08)	۰
	c.	Solve for the product using Booth's Algorithm. (+15) x (-9)			-	7 .	Į
			(3)	(4)	(2)	(06)	
_		UNIT .V	L.	CO	(PO	M	١
7	a.	Define computer Architecture, Illustrate seven dimensions of an ISA.		-	-		1
	÷		(1,2)	(4).	(1)	(10)	Ì
	b.	Explain the following in brief (i) Amdahl's Law (ii) Dependability	-	0			1
			(2)((4)	(1)	(10)	,
_		OR	1				
8	a.	Demonstrate the working of a classic five stage pipeline for a RISC pro	cessor.				٩
			(2)	(4)	(2)	(10)	
	Ь.	Explain data hazards and methods to minimize data hazards with exam	ples.				
		1/0	(2)	(4)	(2)	(10)	

Note: L (Level),CO (Course Outcome), PO (Programme Outcome), M (Marks)

Time;

USN

CS34/16CS/IS34

Third Semester B.E. Semester End Examination, Dec/Jan 2018-19 COMPUTER ORGANIZATION AND ARCHITECTURE

	Max. Marks: 100	
Time: 3 Hours		

Instructions: 1. UNIT-1 and UNIT-11 are compulsory 2. Answer any one full question from remaining units

м CO PO With the block diagram showing connection between the processor and memory, explain the 1 (06)functions of MAR and MDR. (2)(1)List first 8 generic addressing modes, brief about - name of address mode-syntax-addressing functioncontaining effective address (EA), for each one. (1)For two computers R and C, with same execution time (T) and clock rate (R), solve for largest allowable value of number of instructions (N), if the effective value of basic steps (S) is 1.2 for computer R and 1.5 for computer C. Given that number of instructions (N) for computer R is 10. (08)PO м CO L UNIT - II With neat sketches explain a method for handling interrupts from multiple devices (10)(1)(2)2 What is DMA? Explain in brief the simple arrangement for a centralized bus arbitration approach. (10)b. м PO CO L UNIT - III Explain Synchronous DRAM with a block diagram. (1)(2)(2)3 ä. Compare precisely ROM family, PROM, EPROM, EEPROM, Flash Memory, Flash Cards, Flash (06)(1)(1)Drives Assume you have 32 bit addresses, 32 KB of cache, 64 byte lines and 4 way set associative. Demonstrate with a block diagram. (08)(2)(2)OR

- Illustrate organization of 1K x 1 memory chip for semiconductor RAM. n.
- (06)(2)(2)
- Compare the parameters: Speed, Size and Cost of memory hierarchy. b.
- (06)(1)(2)(1)
- Explain Direct mapped cache for 128 blocks of 16 words each, a total of 2048(2K) words with 16 bit address bus. (08)(2)(4)
 - (2)PO М co L UNIT - IV
- Explain the design of 4-bit Carry Look Ahead adder. 5

(2)(08)(3)(2)

Multiply (+14) and (-6) using Booth's algorithm. b.

- (07)(3)(2)(3)
- Perform the division of number 8 by 3 (8+3) using restoring division method.
 - (05)(2) (3) (3)

Note: L (Level),CO (Course Outcome), PO (Programme Outcome), M (Marks)

							The second
		OR					CHILD
6	a.	Explain sequential circuit binary multiplier with an example,					1
			(2)	(3)	(2)	(10)	
	b,	Explain the non-restoring division algorithm Perform the division of number	т 8 by	3 (8+	3) usir	ig the	C
		same.					1
		TIME A	(2)	(3)	(2)	(10)	The same of
7	a,	Explain the following with respect to classes of parallelism and parallel arch	L	СО	РО	М	-
		Thes of parallelism in applications	ntectu	c:	4	1	
		 Major ways of parallelism. 			1-		
		 Categories of data-level parallelism. 		(1		C
	b.	Interpret computer performance, with respect to	(2)	(2),	(1)	(10)	
		a. Measuring with three kinds of benchmarks	1	1			1
		o. Reporting performance results	OX	3			
		c. Summarizing performance results	S				
			(2)	(2)	(1)	(10)	5
8	a.	Explain seven dimensions of an ISA.					
	65	The state of the ISA.	(3)	(3)			
	b.	Exemplify,	(2)	(2)	(1)	(10)	-
		a. data hazard with an example					1 0
		b. how it is minimized by forwarding (or bypassing or short circuiting)		70.10			
		C.C.	(2)	(2)	(1)	(10)	
							1
		N. Carlotte					100
		~ O.					Carlo San
		7 V					C
		4					A SHE
							C
		1/2					1
							College
							C
							1
		CO.					S. S. S. S.
	Ć.						C
. 1	٦						The same
for							4111
		GOGTE TREST					Carpeter
							100
							THE PERSON NAMED IN
							California
							CALIFICATION
		*					1111
		Material Manual CO III					
		Note: I. (Level), CO (Course Outcome), PO (Programme Outcome), M (Marks)					C THE PERSON

Third Semester B.E. Semester End Examination, Dec./Jan. 2019-20

COMPUTER ORGANIZATION / COMPUTER OR	GANIZ	ATIC	IN A	AD.
ARCHITECTURE				. 100
Time: 3 Hours		Max.	Mark	E 100
Instructions: I. Answer any FIVE full questions choosing at least	one from	each u	nit.	. 4.
2. All questions carry equal marks			1.	-
UNIT - I	L	co	(Pò	M
the process	or. Also	nielqx	the typ	ical
With a neat diagram show connection between memory & the process	(2)	$\sim \omega_{\rho}$	(1)	(06)
operational steps in executing an instruction.	0	1		
 Explain the basic performance equation and SPEC rating. 	(2)	(1)	(1)	(06)
c. Explain the addressing modes giving its i) Assembler syntax ii) EA ca	leulation	with an	examp	le
in each case.	(2)	(2)	(1)	(08)
or each case.	-			
a F the with assumpted				
2 a. What is straight line sequencing? Explain with example.	(2)	(1)	(1)	(06)
 Discuss about byte addressability, Big-endian and Little-endian assign 	ment.			
	(4)	(2)	(1)	(06)
e. Explain the different methods to measure performance of a Computer s	ystem.			
C. Zapian de different de la companya de la company	(2)	(2)	(1)	(08)
UNIT - II	L	co	PO	M
and a few intermed With avample illustrate the concept of interrupts.				
	(2)	(2)	(1)	(06)
b. With a neat block diagram explain Daisy Chain Interrupt Priority Scher	ne for ha	ndling s	imulta	neous
	(2)	(4)	(1)	(00)
c. What is DMA? Why is bus Arbitration required? Explain with a neat b	lock diag	ram Dis	stribute	ed bus
arbitration approach.	(2)	(2)	(1)	(98)
OR				
are this with a diagram how interrupt request from	n several	I/O de	vices c	an be
 What is an interrupt? Explain with a diagram, now interrupt request not communicated to a processor through a single INTR line. 	(2)	(2)	(1)	(06)
ter to a supple and disable interrupts in a system	510			
b. Discuss different ways to chable and disable interrupts in a system.	(2)	(2)	(1)	(06)
c. What is DMA? Explain in brief simple arrangement for a centralized but				
c. What is DMA? Explain in orier simple arrangement for a command out	(2)	(2)	(1)	(08)
	L	co	PO	M
UNIT-III				
a. Discuss internal organization of memory chip: IK x 1 semiconducto	r KAM	cnip, v	viun a	DIOCK
diagram.				(00)
1 m	(2)	(4)	(1)	(08)
 Explain different memories in ROM family, with diagrams and key point 	5.			
	(2)	(1)	(1)	(06)
 Distinguish Speed, Size and Cost of Memory, in a computer, using memory 	ry hierar	rchy.		
	(2)	(1)	(1)	(06)
OR	, ,	, .,	627	
	0 blaste	of 16	words	each
Explain, with neat diagram, Direct Mapping, for a cache consisting of 12	o DIOCKS	. 14 . 1	ite ad	trees
for a total of 20148 (2K) words. Assume that the main memory is addre	ssable by	10.0	แร แน	H C33.
Calculate Tag, Block and Word bits for the same.			***	/**
	(3)	(4)	111	(10)

	b,	Describe, with neat diagram, Associative Mapping, for a cache consisting each, for a total of 20148 (2K) words. Assume that the main memory is	of 128	blocks ssable l	of 16 v by 16	vords bits,
		address. Calculate Tag and W. All the Confe		100		
		address. Calculate Tag, and Word bits for the same.	(2)	(7)	(1)	(10)
			(2)	(3)		
		UNIT - IV	L	CO	PO	M
7	a.	Make use of a block diagram to explain the sequential binary multiplier.				
		garage and and and an analysis and analysis and an analysis analysis and an analysis analysis and analysis and an analysis ana	. (3)	(3)	(4)	(06)
	b.	Explain with diagram n bit ripple-carry adder.	. (3)	(5)	(')	, ,
		esquant with onegrant it bit rippite-curry adder.				ency
		Dulti) de de de	(2)	(3)	(4)	(06)
	C.	Build the circuit arrangement for binary division. Solve the given binary	iry num	bers 10	100 %	0011
		using non-restoring division.			150	
			(3)	(3)	`(₽)`	(08)
		OR		-	\mathcal{O}	
8	a.	How do you design FAST ADDERS? Explain a 4 bit carry look ahead ad	à 0			
		and you design I has I hazolated: Explain a 4 on carry look ancild ad	der.	7	145	(0.0
	b.	Apply Double should be a set to a	-20	(3)	(4)	(06)
	U.	Apply Booth's algorithm to multiply the numbers -13 and +11.	\circ	*		
			7 (3)	(3)	(4)	(06)
	C.	Build the circuit arrangement for binary division. Solve the given binary,	number	5		
		1000 % 0011 using restoring division algorithm.	(3)	(3)	(4)	(0°)
		UNIT -V	L.	co	PO	M
9	a.		-			
-		With a neat sketch of single bus organization of the data path inside a	process	or, expl	ain the	three
		steps to be performed by the processor to execute an instruction				
		m	(2)	(4)	(4)	(10)
	b.	Write the control sequence for the instruction MOVE (R1), R2.				
			(1)	(4)	(4)	(10)
		OR NOW				
10	a.	Write and explain the control sequences for execution of an uncondition:	t beanch	instru	ction	
		The second of all disconstitution				(10)
	b.	With a block diagram explain hardwired control	(2)	(4)	(4)	(10)
	~	That a crock diagram explain mindwired control				
		tent p.	(2)	(4)	(4)	(10)
		A 1				
		() h	11			
		730				
		The same of the sa				
		6. 7				
		ć.V				
		CA Y				
		()				
	٠					
		OCITE THE LINE				
		* *				
	100					

Note: L (Level), CO (Course Outcome), PO (Programme Outcome), M (Marks)