


Unit 4 Important Question Answers) (for IA only

Q. Divide the numbers $8/3$ or $(1000/11)$ using restoring Division algorithm or non restoring Division algorithm.



Algorithm for Restoring Division

1. Shift A and Q left one binary position
2. Subtract M from A , and place the answer back in A
3. If the sign of A is 1, set q to 0 and add M back to A (restore A); otherwise, set q to 1.
4. Repeat these steps n times

Now: $8 = 1000 (Q)$

$3 = 11 (M)$

2's complement of $M = 11101$

Initially $\begin{array}{ccccc} & & & & Q \\ & & & & 0 \\ 0 & 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 (M) \end{array}$

Shift $\begin{array}{ccccc} 0 & 0 & 0 & 0 & 1 \end{array}$ $\begin{array}{ccc} 0 & 0 & 0 \end{array} \square$

Subtract $\begin{array}{r} 11101 \\ 00001 \\ \hline \end{array}$

set go $\begin{array}{r} 11110 \\ 00011 \\ \hline \end{array}$

Restore $\begin{array}{r} 00011 \\ 00001 \\ \hline \end{array}$

$\begin{array}{ccc} 0 & 0 & 0 \end{array} \downarrow \begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array}$

Shift $\begin{array}{ccccc} 0 & 0 & 0 & 1 & 0 \end{array}$ $\begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ \square \end{array}$

Subtract $\begin{array}{r} 11101 \\ 00010 \\ \hline \end{array}$

set go $\begin{array}{r} 11111 \\ 00011 \\ \hline \end{array}$

Restore $\begin{array}{r} 00011 \\ 00010 \\ \hline \end{array}$

$\begin{array}{ccc} 0 & 0 & 0 \end{array} \downarrow \begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 0 \end{array}$

Shift $\begin{array}{ccccc} 0 & 0 & 1 & 0 & 0 \end{array}$ $\begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ \square \end{array}$

Subtract $\begin{array}{r} 11101 \\ 00100 \\ \hline \end{array}$

set go $\begin{array}{r} 100001 \\ 00100 \\ \hline \end{array}$

Restore $\begin{array}{r} 00011 \\ 00100 \\ \hline \end{array}$

$\begin{array}{ccc} 0 & 0 & 0 \end{array} \downarrow \begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 1 \end{array}$

Shift $\begin{array}{ccccc} 0 & 0 & 0 & 1 & 0 \end{array}$ $\begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 1 \end{array} \begin{array}{c} \square \\ \square \end{array}$

Subtract $\begin{array}{r} 11101 \\ 00010 \\ \hline \end{array}$

set go $\begin{array}{r} 11111 \\ 00011 \\ \hline \end{array}$

Restor $\begin{array}{r} 00011 \\ 00010 \\ \hline \end{array}$

$\begin{array}{ccc} 0 & 0 & 0 \end{array} \downarrow \begin{array}{ccc} 0 & 0 & 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 0 \end{array} \begin{array}{c} \square \\ 1 \end{array} \begin{array}{c} \square \\ 0 \end{array}$

Remainder

Quotient

Remainder = $00010 (2)$

Quotient = $0010 (2)$

Teacher's Signature

Algorithm for non-restoring division.

Step 1: (Repeat n times)

- If the sign of A is 0, shift A and Q left one bit position and subtract M from A; otherwise, shift A and Q left and Add M to A.
- Now, if the sign of A is 0, set q_0 to 1; otherwise, set q_0 to 0.

Step 2: If the sign of A is 1, add M to A.

Now, $Q = 1000$ (Q) $3 = 11$ (M)

2's Complement of M = 11101

		A	Q
	Initially	00000	1000
		00011 CM.	
1st cycle	Shift	00001	000□
	Subtract	11101	
	set q_0	①1110	000□
2nd cycle	Shift	11100	00□□
	Add	00011	
	set q_0	①1111	00□□
3rd cycle	Shift	11110	0□□□
	Add	00011	
	set q_0	①0001	0□□□
4th cycle	Shift	00010	□□□□
	Subtract	11101	
	set q_0	①1111	□□□□

Quotient,

Add. 11111
 00011
 00010

Restore.

[Remainder]

Teacher's Signature


Q. Explain Sequential circuit with example.

or

Explain Binary ~~expt~~ multiplier with example.

Ans:- Sequential Multiplier is an old method to multiply two binary numbers. The multiplication between two operands a and b can be considered as add the operand a total b times.


Sequential Circuit Multiplier



Sequential Multiplication Algorithm.


1. If LSB of Q register $= 1$
2. $A = A + M$ (carry-out goes to 'c' register)
3. Treat the C , A and Q registers as one continuous register and shift that register's contents right by one bit position.

4. Repeat the following steps " n " times.
If LSB of Q register $= 1$
Shift 2 and do 3.



Q How do you design fast adders.

Ans



From the above

$$S_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = \cancel{c_i} x_i y_i + x_i c_i + y_i c_i$$

The above equation can be written as

$$c_{i+1} = x_i y_i + (x_i + y_i) c_i$$

$$c_{i+1} = c_i + P_i c_i$$

where

$$c_i = x_i y_i$$

$$P_i = x_i + y_i$$

$c_i \rightarrow$ generate function

$P_i \rightarrow$ Propagate function

$\rightarrow c_i$ and P_i are computed only from x_i and y_i and not from c_i , thus they can be computed in one gate delay after x and y are applied to the inputs of the ~~the~~ an n -bit adder.

\rightarrow ~~Perf.~~ Performing an n -bit addition in 4 gate delays independent of n is good only theoretically because of fan-in constraints

$$c_{i+1} = c_i + P_i c_i + P_i P_{i-1} c_{i-2} + P_i P_{i-2} P_{i-1} c_{i-3} + \dots + P_i P_{i-1} \dots P_1 c_0 + P_i P_{i-1} \dots P_1 c_0$$

\rightarrow Last AND gate and OR gate require a fan-in of $(n+1)$ for a n -bit adder.

• For a 4-bit adder ($n=4$) fan-in of 5 is required.

• Practical limit for most gates.

\rightarrow In order to add operands longer than 4 bits, we can cascade 4-bit carry lookahead adders. Cascade of Carry - Lookahead adders is called Blocked Carry - lookahead adder.

2. Explain n-bit ripple carry adder.

⇒ At the i^{th} stage:


Input: x_i , y_i and c_i (carry-in) are the inputs.
Output: s_i is the sum c_{i+1} (carry out to $(i+1)^{\text{st}}$ state)

x_i	y_i	Carry-in (c_i)	Sum (s_i)	Carry-out (c_{i+1})
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$s_i = \bar{x}_i \bar{y}_i c_i + \bar{x}_i y_i \bar{c}_i + x_i \bar{y}_i \bar{c}_i + x_i y_i c_i = x_i \oplus y_i \oplus c_i$$

$$c_{i+1} = x_i y_i + x_i c_i + y_i c_i$$


Logic Diagram:-




FA: Symbol for the complete circuit for a single stage of addition.

Example

$$\begin{array}{r} x \quad 7 \quad 0 \quad 1 \quad 1 \quad 1 \\ + y \quad 6 \quad 0 \quad 0 \quad 1 \quad 1 \\ \hline Z \quad 13 \quad 1 \quad 1 \quad 0 \quad 1 \end{array}$$



- Cascade n-bit full adder (FA) blocks to form a n-bit adder.
- Carries propagate or ripple through this cascade, n-bit ripple carry adder.



Q5 Find the product of the given numbers $(-13) \times 11$ using Booth algorithm and bit pair recoding of Multiplexer.

Booth Algorithm Multiplexer		Version of multipliant selected by bit
Bit _i	Bit _{i-1}	
0	0	$0 \times M$
0	1	$+1 \times M$
1	0	$-1 \times M$
1	1	$0 \times M$