

计算机系统结构课程 第4次作业

黄昊 20204205

Given: A cache can hold 64 KByte data. Data are transferred between main memory and the cache in blocks of 4 bytes each. The main memory consists of 16 Mbytes, with each byte directly accessible by a 24-bit address.

A How many cache blocks in the cache?

$$\text{the number of cache block in the cache} = \frac{64KB}{4B} = 16K = 2^{14}$$

B How many blocks in the memory?

$$\text{the number of cache block in the cache} = \frac{16MB}{4B} = 4M = 2^{22}$$

C For the direct-mapping cache, how many bits for tag and cache line in a memory address, respectively?

$$\text{bits for tag} = 24 - 14 - 2 = 8\text{bits}$$

$$\text{bits for cache line} = 4 \times 8 + 8 + 1 = 41\text{bits}$$

D For the associative cache, how many bits for tag in a memory address?

$$\text{bits for tag} = 24 - 2 = 22$$

E For the 4-way set associative cache, how many bits for tag and set¹ in a memory address, respectively?

$$\text{bits for tag} = 24 - 12 - 2 = 10$$

$$\text{bits for set} = 4 \times 8 \times 4 = 128\text{bits}$$

$$\text{numbers for set} = \frac{64KB}{4 \times 4B} = 4K = 2^{12}$$

F How many tag comparisons are needed in each memory access for direct-mapping, associative and four-way set associate cache, respectively?

$$\text{the number of comparisons in direct mapping} : 1$$

$$\text{the number of comparisons in associative} : 2^{14}$$

$$\text{the number of comparisons in four way set associate} : 4$$

¹Due to the ambiguous of the question, the bits for set and the number of set was both answered.