A Gentle Introduction to GPU programming for TH

Stephen Jones




Amdahl's Law

First decide if/where to speedup your code

$$S(x) = \frac{1}{(1-p) + \frac{p}{x}}$$


S - whole task speedup x - speedup of part of task p - initial proportion of execution time of part of task



Wikipedia, CC BY-SA 3.0

Why bother with GPUs?

(Currently) GPUs typically have higher FLOP performance and memory bandwidth than CPUs (total / per \$ / per J)



GPU Programming: Pick your poison

OpenACC

OpenMP style pragmas

Dev: Cray/CAPS/Nvidia/PGI

```
void saxpy(int n, float a, float * restrict
x, float * restrict y)
{
#pragma acc kernels
  for (int i = 0; i < n; ++i)
      y[i] = a*x[i] + y[i];
}
...
// Perform SAXPY on 1M elements
saxpy(1<<20, 2.0, x, y);</pre>
```

OpenCL

Based on C/C++ (since OpenCL 2.2)

Dev: Apple (deprecated), Khronos

```
const char *saxpy kernel =
" kernel
                                             n"
                                             n"
"void saxpy kernel(float alpha,
                                             n"
                    global float *A
                    global float *B
                                             n''
                    __global float *C)
                                             n''
                                             n"
                                             n''
   // Get the index of the work item
                                             n''
   int index = get global id(0);
   C[index] = alpha * A[index] + B[index];
                                            \n"
                                             \n";
```

CUDA


Based on C/C++

Dev: Nvidia




this talk

Host Device Layout



Host Device Layout



Grid/Block/Thread Layout

We will write and invoke kernels:

```
my_kernel<<<num_blocks,num_threads_per_block>>>();
```

kernel: consists of a single grid

grid: contains several blocks, controlled by num blocks

block: contains several **threads**, controlled by num_threads_per_block

The threads in a thread block are grouped into **warps**, all threads in a warp execute the same instruction* (but on different data) in parallel:

Single Instruction Multiple Threads (SIMT)


Blocks are distributed to SMs with available execution capacity.


The threads of a thread block execute concurrently on one SM, and multiple thread blocks can execute concurrently on one multiprocessor.


As thread blocks terminate, new blocks are launched on the vacated.

As thread blocks terminate, new blocks are launched on the vacated multiprocessors.

Warp divergence*







Nvidia

	Compute Capability							
Technical Specifications	5.0	5.2	5.3	6.0	6.1	6.2	7.0	7.5
Maximum number of resident grids per device	32)	16	128	32	16	1	28
Maximum dimensionality of grid of thread blocks	3							
Maximum x-dimension of a grid of thread blocks	231-1							
Maximum y- or z-dimension of a grid of thread blocks	65535							
Maximum dimensionality of thread block	3							
Maximum x- or y-dimension of a block	1024							
Maximum z-dimension of a block	64							
Maximum number of threads per block	1024							
Warp size				32				
Maximum number of resident blocks per multiprocessor	32						16	
Maximum number of resident warps per multiprocessor	64						32	
Maximum number of resident threads per multiprocessor	2048 1024						1024	
Number of 32-bit registers per multiprocessor				64 K				
Maximum number of 32-bit registers per thread block	64 K		32 K	64 K		32 K	64 K	
Maximum number of 32-bit registers per thread				255				
Maximum amount of shared memory per multiprocessor	64 KB	96 KB	64	KB	96 KB	64 KB	96 KB	64 KB
Maximum amount of shared memory per thread block	48 KB							64 KB
Number of shared memory banks	32							
Amount of local memory per thread	512 KB							
Constant memory size				64 KB				
Cache working set per multiprocessor for constant memory	8 KB 4 KB 8 KB			1				
Maximum number of instructions per kernel	512 million							

https://docs.nvidia.com/cuda/cuda-c-programming-guide/index.html#features-and-technical-specifications

nvidia-smi

htop like program for monitoring GPU activity

NVID:	IA-SMI	440.3	33.01	Driver	Version:	440.3	33.01	CUDA Versi	on: 10.2
GPU Fan	Name Temp								Uncorr. ECC Compute M.
0 N/A	Tesla 37C				 0000000 385M				0 Default
1 N/A	Tesla 32C	V100- P0			0000000 385M				0 Default
2 N/A	Tesla 33C				0000000 385M				0 Default
		P0		/ 250W	0000000 385M				0 Default
Proc	esses:	PID	Туре	Process	name				 GPU Memory Usage
 0		===== 1972		./qmcfe					373MiB
1 2 3		1972 1972 1972	C	./qmcfe ./qmcfe ./qmcfe	yn				373MiB 373MiB 373MiB

Code Examples: gpu-tut

Quasi-Monte Carlo (Rank 1 Lattices)


Quasi-Monte Carlo (QMC) in a Weighted Function Space

First applications to loop integrals, see:

Li, Wang, Yan, Zhao 15; de Doncker, Almulihi, Yuasa 17, 18; de Doncker, Almulihi 17; Kato, de Doncker, Ishikawa, Yuasa 18

$$I[f] \approx \bar{Q}_{n,m}[f] \equiv \frac{1}{m} \sum_{k=0}^{m-1} Q_n^{(k)}[f], \quad Q_n^{(k)}[f] \equiv \frac{1}{n} \sum_{i=0}^{m-1} f\left(\left\{\frac{i\mathbf{z}}{n} + \mathbf{\Delta}_k\right\}\right)$$


- z Generating vec.
- Δ_k Random shift vec.
- {} Fractional part
- n # Lattice points
- m # Random shifts



Unbiased error estimate computed using (10-50) random shifts

qmc: Installation

qmc: distributed as a standalone single header c++11 library quite flexible: define your own lattices, integral transforms, floating-point types (e.g... Boost multi-precision)




Publicly available (Github)

Extensive tests (CI) and coverage

Borowka, Heinrich, Jahn, SPJ, Kerner, Schlenk 18

qmc: Implementation

1) Devices are initialised




qmc: Implementation

2) (Loop) Work is requested from central work queue by each device

Host

Only index of point(s) to calculate needs to be transferred Partial results are accumulated by each thread on each device



Work is actually just an atomically locked counter

$f\left(\left\{\frac{i\mathbf{z}}{n} + \mathbf{\Delta}_0\right\}\right)$	$f\left(\left\{\frac{i\mathbf{z}}{n} + \mathbf{\Delta}_1\right\}\right)$	
$\frac{f\left(\left\{\frac{(i+1)\mathbf{z}}{n} + \mathbf{\Delta}_0\right\}\right)}{f\left(\left\{\frac{(i+1)\mathbf{z}}{n} + \mathbf{\Delta}_0\right\}\right)}$		
$\frac{J\left(\left(\frac{n}{n} + \Delta_0\right)\right)}{\left(\frac{n}{n} + \Delta_0\right)}$	$J\left(\left(\frac{n}{n} + \Delta 1\right)\right)$	•••
	•••	

 $\frac{f\left(\left\{\frac{i'\mathbf{z}}{n} + \mathbf{\Delta}_0\right\}\right) \qquad f\left(\left\{\frac{i'\mathbf{z}}{n} + \mathbf{\Delta}_1\right\}\right) \qquad \dots}{\left(\left\{\frac{(i'+1)\mathbf{z}}{n} + \mathbf{\Delta}_0\right\}\right) \qquad f\left(\left\{\frac{(i'+1)\mathbf{z}}{n} + \mathbf{\Delta}_1\right\}\right) \qquad \dots}$

Thread 0 Thread 1


. . .

Thread 0 Thread 1

• • •

qmc: Implementation


3) Once all work is completed, partial results are transferred back to host for final reduction



qmc: Usage

Let's compute a finite Feynman integral (à la de Doncker, Almulihi, Yuasa 17)

```
#include <iostream>
#include "qmc.hpp"
struct formfactor2L_t {
    const unsigned long long int number_of_integration_variables = 5;
host___device__
    double operator()(const double arg[]) const
        // Simplex to cube transformation
        double x0 = arg[0];
        double x1 = (1.-x0)*arg[1];
        double x2 = (1.-x0-x1)*arg[2];
        double x3 = (1.-x0-x1-x2)*arg[3];
        double x4 = (1.-x0-x1-x2-x3)*arg[4];
        double x5 = (1.-x0-x1-x2-x3-x4);
        double wgt =
        (1.-x0)* 
 (1.-x0-x1)*
         (1.-x0-x1-x2)*
        (1.-x0-x1-x2-x3);
        if(wgt <= 0) return 0;</pre>
        // Integrand
        double u=x2*(x3+x4)+x1*(x2+x3+x4)+(x2+x3+x4)*x5+x0*(x1+x3+x4+x5);
        double f=x1*x2*x4+x0*x2*(x1+x3+x4)+x0*(x2+x3)*x5;
        double n=x0*x1*x2*x3;
        double d = f*f*u*u;
        return wgt*n/d;
} formfactor2L;
```



Note: can compile this code with or without CUDA

```
int main() {
   integrators::Qmc<double,double,5,integrators::transforms::Korobov<3>::type> integrator;
   integrator.minn = 1000000000; // (optional) lattice size
   integrators::result<double> result = integrator.integrate(formfactor2L);
   std::cout << "integral = " << result.integral << std::endl;
   std::cout << "error = " << result.error << std::endl;
   return 0;
}</pre>
```


```
$ nvcc -03 -arch=sm_70 -std=c++11 -x cu -I../src 102_ff2_demo.cpp -o 102_ff2_demo.out -lgsl -lgslcblas && ./102_ff2_demo.out
integral = 0.27621
error = 4.49751e-07
```

Code Examples: gpu-tut

qmc: Performance

Accuracy limited by number of function evaluations

Can accelerate this using Graphics Processing Units (GPUs)




Note: Performance gain highly dependent on integrand & hardware! Still room for further optimisations (both for CPU and GPU)

qmc: Performance


Accuracy limited by number of function evaluations

Can accelerate this using Graphics Processing Units (GPUs)



Note: Performance gain highly dependent on integrand & hardware! Still room for further optimisations (both for CPU and GPU)

Happy Pancake Day



Thank you for listening!