

# **Computer Architecture**

3. Instructions: Language of the Machine

Young Geun Kim
(younggeun\_kim@korea.ac.kr)
Intelligent Computer Architecture & Systems Lab.

# RISC-V: Machine-level Representation

#### **Representing Instructions**

- Instructions are encoded in binary
  - Called machine code

#### RISC-V instructions

- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity!

#### **RISC-V Instruction Formats**

instruction의 उसे २९४६ ता ४६ ८ अ४ ४६२ १४

	31				<u></u>	0	
R-type	funct7	rs2	rs1	funct3	rd	opcode	ALU
	7 bits	5 bits	5 bits	3 bits	5 bits	7 bits	_
l-type	imm[11	:0]	rs1	funct3	rd	opcode	Load ALU with imm.
S-type	imm[11:5]	rs2	rs1	funct3	imm[4:0]	opcode	Store
SB-type	imm[12,10:5]	rs2	rs1	funct3	mm[4:1,11]	opcode	Branch
U-type		imm[31:12			rd	opcode	Upper imm.
UJ-type	imn	ո[20,10:1,11,	19:12]		rd	opcode	Jump


## Regular RISC-V R-Type Instructions

**R-type** 


funct7	rs2	rs1	funct3	rd	opcode
7 bits	5 bits	5 bits	3 bits	5 bits	7 bits
additional	2 <sup>nd</sup> source	1 <sup>st</sup> source	additional	destination	operation
opcode	register#	register#	opcode	register#	code /

Instruction	Туре	Example	funct7	funct3	opcode	
add	R	add rd, rs1, rs2	0000000	000	0110011	
sub	R	sub rd, rs1, rs2	0100000	000	0110011	
sll	R	sll rd, rs1, rs2	0000000	001	0110011	
slt	R	slt rd, rs1, rs2	000000	010	0110011	
sltu	R	sltu rd, rs1, rs2	0000000	011	0110011	
xor	R	xor rd, rs1, rs2	0000000	100	0110011	
srl	R	srl rd, rs1, rs2	0000000	101	0110011	
sra	R	sra rd, rs1, rs2	0100000	101	0110011	
or	R	or rd, rs1, rs2	0000000	110	0110011	
and	R	and rd, rs1, rs2	0000000	111	0110011	1

#### R-Type Example



# Immediate RISC-V I-Type Instructions



- Immediate arithmetic or load instructions
- Design Principle 3: Good design demands good compromises
  - Different formats complicate decoding
  - Keep formats as similar as possible आपे व्ये अप
  - Regularity!

## RISC-V I-Type Instructions (Cont'd)

Instruction	Туре	Example	funct7	funct3	opcode
addi	I	addi rd, rs1, imm12	-	000	0010011
slti	I	slti rd, rs1, imm12	-	010	0010011
sltiu	I	sltiu rd, rs1, imm12	-	011	0010011
xori	I	xori rd, rs1, imm12	-	100	0010011
ori	I	ori rd, rs1, imm12	-	110	0010011
andi	I	andi rd, rs1, imm12	-	111	0010011
slli	I	slli rd, rs1, shamt	000000 shamt	001	0010011
srli	I	srli rd, rs1, shamt	000000 shamt	101	0010011
srai	I	srai rd, rs1, shamt	010000 shamt	101	0010011
1b	I	lb rd, imm12(rs1)	-	000	0000011
1h	I	lh rd, imm12(rs1)	-	001	0000011
lw	I	lw rd, imm12(rs1)	-	010	0000011
ld	I	ld rd, imm12(rs1)	-	011	0000011
1bu	I	lbu rd, imm12(rs1)	-	100	0000011
1hu	I	lhu rd, imm12(rs1)	-	101	0000011
lwu	I	lwu rd, imm12(rs1)	-	110	0000011
jalr	I	jalr rd, imm12(rs1)	-	000	1100111

#### **I-Type Example**

 31
 0

 imm[11:0]
 rs1
 funct3
 rd
 opcode

 12 bits
 5 bits
 3 bits
 5 bits
 7 bits


$$1d x1, 1000(x2) == 3E813083_{16}$$



 31

 0011111010000000100110000100011000011


#### Store RISC-V S-Type Instructions



- Different immediate format for store instructions
- Split so that rs I and rs2 fields always in the same place

Instruction	Туре	Example	funct7	funct3	opcode
sb	S	sb rs2, imm12(rs1)	-	000	0100011
sh	S	sh rs2, imm12(rs1)	-	001	0100011
SW	S	sw rs2, imm12(rs1)	-	010	0100011
sd	S	sd rs2, imm12(rs1)	-	011	0100011

### S-Type Example



## Branch RISC-V SB-Type Instructions


**SB-type** 

imm[12:10-5]	rs2	rs1	funct3 in	nm[4-1:11]	opcode
7 bits	5 bits  2 <sup>nd</sup> source  register #	5 bits 1 <sup>st</sup> source register #	3 bits additional opcode	5 bits	7 bits operation code


imm[12:1] << 1: offset added to PC (two's complement, sign extended)

Instruction	Туре	Example	funct7	funct3	opcode
beq	SB	beq rs1, rs2, imm12	-	000	1100011
bne	SB	bne rs1, rs2, imm12	-	001	1100011
blt	SB	blt rs1, rs2, imm12	-	100	1100011
bge	SB	bge rs1, rs2, imm12	-	101	1100011
bltu	SB	bltu rs1, rs2, imm12	-	110	1100011
bgeu	SB	bgeu rs1, rs2, imm12	-	111	1100011


#### **SB-Type Example**



### **SB-Type Example**



### **RISC-V U-Type Instructions**




#### 20-bit immediate is shifted left by 12 bits

Instruction	Туре	Example	funct7	funct3	opcode
lui	U	lui rd, imm20	-	-	0110111
auipc	U	auipc rd, imm20	-	-	0010111

#### **U-Type Example**

31 0 imm[31:12] opcode rd 20 bits 5 bits 7 bits lui x10,  $2000 == 007D0537_{16}$ (0000 0000 0111 1101 0000<sub>2</sub>) 31 0 2000 10 **55** 31 0 00000000011111010000010100110111 20 bits 5 bits 7 bits

### **RISC-V UJ-Type Instructions**



20-bit immediate is shifted left by I bit and added to PC

Instruction	Туре	Example	funct7	funct3	opcode
jal	UJ	jal rd, imm20	-	-	1101111

## **U-Type Example**

31			0
	imm[20:10-1:11:19-12]	rd	opcode
	20 bits	5 bits	7 bits
<b>jal</b> 31	x0, $2000 == 70000000000000000000000000000000$	F <sub>16</sub>	0
	2000 >> 1	0	55
31			0
011	11101000000000000	00000	1101111
	20 bits	5 bits	7 bits

# RISC vs. CISC

### RISC (Reduced Instruction Set Computer)

- Philosophy: Fewer, simple instructions
  - Might take more to get given task done
  - Can execute them with small and fast hardware
  - ARM, RISC-V, MIPS, IBM PowerPC, ...

```
I instruction 2 HLY 8492
```

- Register-oriented instruction set
  - Many more (typically 32+) registers
  - Use for arguments, return address, temporaries
- Only load & store instructions can access memory
- Each instruction has fixed size
- No condition codes
  - Test instructions return 0/1 in register

#### **RISC-V**

```
la
         a0, A
         a1, B
  la
  li
         a2, n
  add
         a3, a0, a2
L0:
  1bu
         a4, 0(a0)
         a4, 0(a1)
  sbu
  addi
         a0, a0, 1
  addi
         a1, a1, 1
  bne
         a0, a3, L0
```

## **CISC (Complex Instruction Set Computer)**

- Add instructions to perform "typical" programming tasks
  - IA-32, Intel 64, IBM System/360, ...

    instruction of the high-level code 524 (out the 525)
- Stack-oriented instruction set
  - Use stack to pass arguments, save PC, etc.
  - Explicit push and pop instructions
- Arithmetic instructions can access memory
  - Requires memory read and write during computation
  - Complex addressing modes
- Instructions can have varying lengths
- Condition codes
  - Set as side effect of arithmetic or logical instructions

x86\_64

movq A, %rsi movq B, %rdi movq n, %rcx REP MOVS

#### RISC vs. CISC

#### Original debate

- RISC proponents better for optimizing compilers, can make run fast with simple chip design
- CISC proponents easy for compiler, fewer code bytes

#### Current status

- For desktop/server processors, choice of ISA not a technical issue
  - With enough hardware, can make anything run fast
  - Code compatibility more important
- x86-64 adopted many RISC features
  - More registers, use them for argument passing
  - Hardware translates instructions to simpler micro-operations
- For embedded processors, RISC makes sense: smaller, cheaper, less power

#### **Designing an ISA**

#### Important metrics

- Design cost to hardware and software
- Performance and other execution measurements
  - Instructions and data
- Static measurements (code size)

#### Influence of ISA effectiveness

- Program usage
- Organization techniques
  - Pipelining, memory hierarchies
  - Compiler technology
  - OS requirements
  - Implementation technology (e.g., memory vs. logic, frequency vs. parallelism)

## **Four Design Principles**

- Simplicity favors regularity
- Smaller is faster
- Good design demands good compromises
- Make the common case fast