

PIC32MX5XX/6XX/7XX Family Data Sheet

High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
 mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, Keeloq, Keeloq logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2009-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-150-6

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.

QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002 ===



High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers

High-Performance 32-bit RISC CPU:

- MIPS32® M4K® 32-bit core with 5-stage pipeline
- 80 MHz maximum frequency
- 1.56 DMIPS/MHz (Dhrystone 2.1) performance at zero Wait state Flash access
- Single-cycle multiply and high-performance divide unit
- MIPS16e[®] mode for up to 40% smaller code size
- Two sets of 32 core register files (32-bit) to reduce interrupt latency
- Prefetch Cache module to speed execution from Flash

Microcontroller Features:

- Operating voltage range of 2.3V to 3.6V
- 64K to 512K Flash memory (plus an additional 12 KB of Boot Flash)
- 16K to 128K SRAM memory
- Pin-compatible with most PIC24/dsPIC® DSC devices
- · Multiple power management modes
- Multiple interrupt vectors with individually programmable priority
- · Fail-Safe Clock Monitor mode
- Configurable Watchdog Timer with on-chip Low-Power RC oscillator for reliable operation

Peripheral Features:

- Atomic SET, CLEAR and INVERT operation on select peripheral registers
- Up to 8-channels of hardware DMA with automatic data size detection
- USB 2.0-compliant full-speed device and On-The-Go (OTG) controller:
 - Dedicated DMA channels
- 10/100 Mbps Ethernet MAC with MII and RMII interface:
 - Dedicated DMA channels
- CAN module:
 - 2.0B Active with DeviceNet[™] addressing support
 - Dedicated DMA channels
- · 3 MHz to 25 MHz crystal oscillator

Peripheral Features (Continued):

- · Internal 8 MHz and 32 kHz oscillators
- · Six UART modules with:
 - RS-232, RS-485 and LIN support
 - IrDA[®] with on-chip hardware encoder and decoder
- · Up to four SPI modules
- Up to five I²C[™] modules
- · Separate PLLs for CPU and USB clocks
- Parallel Master and Slave Port (PMP/PSP) with 8-bit and 16-bit data, and up to 16 address lines
- Hardware Real-Time Clock and Calendar (RTCC)
- Five 16-bit Timers/Counters (two 16-bit pairs combine to create two 32-bit timers)
- · Five Capture inputs
- · Five Compare/PWM outputs
- · Five external interrupt pins
- High-speed I/O pins capable of toggling at up to 80 MHz
- High-current sink/source (18 mA/18 mA) on all I/O pins
- · Configurable open-drain output on digital I/O pins

Debug Features:

- · Two programming and debugging Interfaces:
 - 2-wire interface with unintrusive access and real-time data exchange with application
 - 4-wire MIPS[®] standard enhanced Joint Test Action Group (JTAG) interface
- · Unintrusive hardware-based instruction trace
- IEEE Standard 1149.2 compatible (JTAG) boundary scan

Analog Features:

- Up to 16-channel, 10-bit Analog-to-Digital Converter:
 - 1 Msps conversion rate
 - Conversion available during Sleep and Idle
- · Two Analog Comparators

TABLE 1: PIC32 USB AND CAN – FEATURES

					U	JSB an	d CAN									
Device	Pins	Program Memory (KB)	Data Memory (KB)	USB	CAN	Timers/Capture/Compare	DMA Channels (Programmable/ Dedicated)	UART ^(2,3)	SPI ⁽³⁾	I ² C ™(3)	10-bit 1 Msps ADC (Channels)	Comparators	PMP/PSP	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX534F064H	64	64 + 12 ⁽¹⁾	16	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX564F064H	64	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX564F128H	64	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F256H	64	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX575F512H	64	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX534F064L	100	64 + 12 ⁽¹⁾	16	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX564F064L	100	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX564F128L	100	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F256L	100	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX575F512L	100	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG

Legend: PF,

PF, PT = TQFP MR = QFN

BG = XBGA

Note 1: This device features 12 KB boot Flash memory.

^{2:} CTS and RTS pins may not be available for all UART modules. Refer to the "Pin Diagrams" section for more information

^{3:} Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Pin Diagrams" section for more information.

^{4:} Refer to Section 32.0 "Packaging Information" for more information.

TABLE 2: PIC32 USB AND ETHERNET – FEATURES

	USB and Ethernet															
Device	Pins	Program Memory (KB)	Data Memory (KB)	asn	Ethernet	Timers/Capture/Compare	DMA Channels (Programmable/ Dedicated)	UART ^(2,3)	SPI ⁽³⁾	l ² C™(3)	10-bit 1 Msps ADC (Channels)	Comparators	PMP/PSP	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX664F064H	64	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX664F128H	64	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX675F256H	64	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX675F512H	64	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX695F512H	64	512 + 12 ⁽¹⁾	128	1	1	5/5/5	8/4	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX664F064L	100	64 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX664F128L	100	128 + 12 ⁽¹⁾	32	1	1	5/5/5	4/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX675F256L	100	256 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX675F512L	100	512 + 12 ⁽¹⁾	64	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX695F512L	100	512 + 12 ⁽¹⁾	128	1	1	5/5/5	8/4	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG

Legend: P

PF, PT = TQFP

MR = QFN

BG = XBGA

Note 1: This device features 12 KB boot Flash memory.

- 2: CTS and RTS pins may not be available for all UART modules. Refer to the "Pin Diagrams" section for more information.
- **3:** Some pins between the UART, SPI and I²C modules may be shared. Refer to the **"Pin Diagrams"** section for more information.
- 4: Refer to Section 32.0 "Packaging Information" for more information.

TABLE 3: PIC32 USB, ETHERNET AND CAN – FEATURES

					USE	3, Eth	ernet	and CAN									
Device	Pins	Program Memory (KB)	Data Memory (KB)	asn	Ethernet	CAN	Timers/Capture/Compare	DMA Channels (Programmable/ Dedicated)	UART ^(2,3)	SPI ⁽³⁾	I ² C ™(3)	10-bit 1 Msps ADC (Channels)	Comparators	PMP/PSP	JTAG	Trace	Packages ⁽⁴⁾
PIC32MX764F128H	64	128 + 12 ⁽¹⁾	32	1	1	1	5/5/5	4/6	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX775F256H	64	256 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX775F512H	64	512 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX795F512H	64	512 + 12 ⁽¹⁾	128	1	1	2	5/5/5	8/8	6	3	4	16	2	Yes	Yes	No	PT, MR
PIC32MX764F128L	100	128 + 12 ⁽¹⁾	32	1	1	1	5/5/5	4/6	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX775F256L	100	256 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX775F512L	100	512 + 12 ⁽¹⁾	64	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG
PIC32MX795F512L	100	512 + 12 ⁽¹⁾	128	1	1	2	5/5/5	8/8	6	4	5	16	2	Yes	Yes	Yes	PT, PF, BG

Legend: PF, PT = TQFP MR = QFN BG = XBGA


Note 1: This device features 12 KB boot Flash memory.

^{2:} CTS and RTS pins may not be available for all UART modules. Refer to the "Pin Diagrams" section for more information.


^{3:} Some pins between the UART, SPI and I²C modules may be shared. Refer to the "Pin Diagrams" section for more information.


^{4:} Refer to Section 32.0 "Packaging Information" for more information.


Pin Diagrams





Note 1: The metal plane at the bottom of the device is not connected to any pins and is recommended to be connected to Vss externally.
































TABLE 4: PIN NAMES: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L AND PIC32MX575F512L DEVICES

	PIC32MX575F256L AND PIC32MX5
Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	C1TX/PMD10/RF1
A7	VDD
A8	Vss
A9	IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	C1RX/PMD11/RF0
B7	VCAP/VCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	PMD14/CN15/RD6
D8	PMD13/CN19/RD13
D9	SDO1/OC1/INT0/RD0
D10	No Connect (NC)
D11	SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	T4CK/RC3
E3	SCK2/U6TXU6TX/U3RTS/PMA5/CN8/RG6
E4	T3CK/RC2
E5	VDD
E6	PMD9/RG1
E7	Vss

Pin Number	Full Pin Name
E8	SDA1/INT4/RA15
E9	RTCC/IC1/RD8
E10	SS1/IC2/RD9
E11	SCL1/INT3/RA14
F1	MCLR
F2	SCL4/SDO2/U3TX/PMA3/CN10/RG8
F3	SS2/U6RX/U3CTS/PMA2/CN11/RG9
F4	SDA4/SDI2/U3RX/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	INT1/RE8
G2	INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/VBUSON/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	VBUS
H9	Vusb
H10	D+/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/PMA12/RB11
J6	TCK/RA1
J7	AN12/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SCL3/SDO3/U1TX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/PMA6/RA10

TABLE 4: PIN NAMES: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L AND PIC32MX575F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	AC1RX/SS4/U5RX/U2CTS/RF12
K7	AN14/PMALH/PMA1/RB14
K8	VDD
K9	SCK3/U4TX/U1RTS/CN21/RD15
K10	USBID/RF3
K11	SDA3/SDI3/U1RX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	AC1TX/SCK4/U5TX/U2RTS/RF13
L7	AN13/PMA10/RB13
L8	AN15/OCFB/PMALL/PMA0/CN12/RB15
L9	SS3/U4RX/U1CTS/CN20/RD14
L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4
L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5

TABLE 5: PIN NAMES: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES

Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	ETXD0/PMD10/RF1
A7	VDD
A8	Vss
A9	ETXD2/IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	AERXERR/RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	ETXD1/PMD11/RF0
B7	VCAP/VCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	ETXCLK/PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6
D8	ETXD3/PMD13/CN19/RD13
D9	SDO1/OC1/INT0/RD0
D10	No Connect (NC)
D10	SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	T4CK/RC3
E3	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
E4	T3CK/RC2
E5 E6	VDD ETXERR/PMD9/RG1

Pin Number	Full Pin Name
E8	AETXEN/SDA1/INT4/RA15
E9	RTCC/EMDIO/AEMDIO/IC1/RD8
E10	SS1/IC2/RD9
E11	AETXCLK/SCL1/INT3/RA14
F1	MCLR
F2	ERXDV/AERXDV/ECRSDV/AECRSDV//SCL4/SDO2/ U3TX/PMA3/CN10/RG8
F3	ERXCLK/AERXCLK/EREFCLK/AEREFCLK//SS2/U6RX/ U3CTS/PMA2/CN11/RG9
F4	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	AERXD0/INT1/RE8
G2	AERXD1/INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/VBuson/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	VBUS
H9	Vusb
H10	D+/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/ERXERR/AETXERR/PMA12/RB11
J6	TCK/RA1
J7	AN12/ERXD0/AECRS/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SCL3/SDO3/U1TX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/AERXD3/PMA6/RA10
-	

TABLE 5: PIN NAMES: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES (CONTINUED)

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	SS4/U5RX/U2CTS/RF12
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
K8	VDD
K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
K10	USBID/RF3
K11	SDA3/SDI3/U1RX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/AERXD2/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	SCK4/U5TX/U2RTS/RF13
L7	AN13/ERXD1/AECOL/PMA10/RB13
L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4
L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5

TABLE 6: PIN NAMES: PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES

	PIC32MX795F512L DEVICES
Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	C2RX/PMD8/RG0
A6	C1TX/ETXD0/PMD10/RF1
A7	VDD
A8	Vss
A9	ETXD2/IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	AERXERR/RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
B6	C1RX/ETXD1/PMD11/RF0
B7	VCAP/VCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	ETXCLK/PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6
D8	ETXD3/PMD13/CN19/RD13
D9	SDO1/OC1/INT0/RD0
D10	No Connect (NC)
D11	SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	T4CK/AC2RX/RC3
E3	ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
E4	T3CK/AC2TX/RC2
E5	VDD
E6	C2TX/ETXERR/PMD9/RG1
E7	Vss

Pin Number	Full Pin Name
E8	AETXEN/SDA1/INT4/RA15
E9	RTCC/EMDIO/AEMDIO/IC1/RD8
E10	SS1/IC2/RD9
E11	AETXCLK/SCL1/INT3/RA14
F1	MCLR
F2	ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/ U3TX/PMA3/CN10/RG8
F3	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/ U3CTS/PMA2/CN11/RG9
F4	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	AERXD0/INT1/RE8
G2	AERXD1/INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/VBuson/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	VDD
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	VBUS
H9	Vusb
H10	D+/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
J3	PGED2/AN7/RB7
J4	AVDD
J5	AN11/ERXERR/AETXERR/PMA12/RB11
J6	TCK/RA1
J7	AN12/ERXD0/AECRS/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SCL3/SDO3/U1TX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/AERXD3/PMA6/RA10
No	VILLE FOUNDER FALLANDO/F IVIAU/IVA IV

TABLE 6: PIN NAMES: PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES (CONTINUED)

	·
Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	AC1RX/SS4/U5RX/U2CTS/RF12
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
K8	VDD
K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
K10	USBID/RF3
K11	SDA3/SDI3/U1RX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/AERXD2/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	AC1TX/SCK4/U5TX/U2RTS/RF13
L7	AN13/ERXD1/AECOL/PMA10/RB13
L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4
L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5

TABLE 7: PIN NAME: PIC32MX764F128L DEVICE

Pin Number	Full Pin Name
A1	PMD4/RE4
A2	PMD3/RE3
A3	TRD0/RG13
A4	PMD0/RE0
A5	PMD8/RG0
A6	C1TX/ETXD0/PMD10/RF1
A7	VDD
A8	Vss
A9	ETXD2/IC5/PMD12/RD12
A10	OC3/RD2
A11	OC2/RD1
B1	No Connect (NC)
B2	AERXERR/RG15
В3	PMD2/RE2
B4	PMD1/RE1
B5	TRD3/RA7
В6	C1RX/ETXD1/PMD11/RF0
В7	VCAP/VCORE
B8	PMRD/CN14/RD5
B9	OC4/RD3
B10	Vss
B11	SOSCO/T1CK/CN0/RC14
C1	PMD6/RE6
C2	VDD
C3	TRD1/RG12
C4	TRD2/RG14
C5	TRCLK/RA6
C6	No Connect (NC)
C7	ETXCLK/PMD15/CN16/RD7
C8	OC5/PMWR/CN13/RD4
C9	VDD
C10	SOSCI/CN1/RC13
C11	EMDC/AEMDC/IC4/PMCS1/PMA14/RD11
D1	T2CK/RC1
D2	PMD7/RE7
D3	PMD5/RE5
D4	Vss
D5	Vss
D6	No Connect (NC)
D7	ETXEN/PMD14/CN15/RD6
D8	ETXD3/PMD13/CN19/RD13
D9	SDO1/OC1/INT0/RD0
D10 D11	No Connect (NC) SCK1/IC3/PMCS2/PMA15/RD10
E1	T5CK/SDI1/RC4
E2	
E2 E3	T4CK/RC3 ECOL/SCK2/U6TX/U3RTS/PMA5/CN8/RG6
E4	T3CK/RC2
E5	VDD ETYERD/DMD0/DC1
E6	ETXERR/PMD9/RG1
E7	Vss

Pin Number	Full Pin Name
E8	AETXEN/SDA1/INT4/RA15
E9	RTCC/EMDIO/AEMDIO/IC1/RD8
E10	SS1/IC2/RD9
E11	AETXCLK/SCL1/INT3/RA14
F1	MCLR
F2	ERXDV/AERXDV/ECRSDV/AECRSDV/SCL4/SDO2/ U3TX/PMA3/CN10/RG8
F3	ERXCLK/AERXCLK/EREFCLK/AEREFCLK/SS2/U6RX/ U3CTS/PMA2/CN11/RG9
F4	ECRS/SDA4/SDI2/U3RX/PMA4/CN9/RG7
F5	Vss
F6	No Connect (NC)
F7	No Connect (NC)
F8	VDD
F9	OSC1/CLKI/RC12
F10	Vss
F11	OSC2/CLKO/RC15
G1	AERXD0/INT1/RE8
G2	AERXD1/INT2/RE9
G3	TMS/RA0
G4	No Connect (NC)
G5	VDD
G6	Vss
G7	Vss
G8	No Connect (NC)
G9	TDO/RA5
G10	SDA2/RA3
G11	TDI/RA4
H1	AN5/C1IN+/VBUSON/CN7/RB5
H2	AN4/C1IN-/CN6/RB4
H3	Vss
H4	Vpp
H5	No Connect (NC)
H6	VDD
H7	No Connect (NC)
H8	VBUS
H9	VUSB
H10	D+/RG2
H11	SCL2/RA2
J1	AN3/C2IN+/CN5/RB3
J2	AN2/C2IN-/CN4/RB2
	PGED2/AN7/RB7
J3 J4	
	AVDD AN11/ERXERR/AETXERR/PMA12/RB11
J5	
J6	TCK/RA1
J7	AN12/ERXD0/AECRS/PMA11/RB12
J8	No Connect (NC)
J9	No Connect (NC)
J10	SCL3/SDO3/U1TX/RF8
J11	D-/RG3
K1	PGEC1/AN1/CN3/RB1
K2	PGED1/AN0/CN2/RB0
K3	VREF+/CVREF+/AERXD3/PMA6/RA10

TABLE 7: PIN NAME: PIC32MX764F128L DEVICE (CONTINUED)

Pin Number	Full Pin Name
K4	AN8/C1OUT/RB8
K5	No Connect (NC)
K6	AC1RX/ SS4 /U5RX/ U2CTS /RF12
K7	AN14/ERXD2/AETXD3/PMALH/PMA1/RB14
K8	VDD
K9	AETXD1/SCK3/U4TX/U1RTS/CN21/RD15
K10	USBID/RF3
K11	SDA3/SDI3/U1RX/RF2
L1	PGEC2/AN6/OCFA/RB6
L2	VREF-/CVREF-/AERXD2/PMA7/RA9

Pin Number	Full Pin Name
L3	AVss
L4	AN9/C2OUT/RB9
L5	AN10/CVREFOUT/PMA13/RB10
L6	AC1TX/SCK4/U5TX/U2RTS/RF13
L7	AN13/ERXD1/AECOL/PMA10/RB13
L8	AN15/ERXD3/AETXD2/OCFB/PMALL/PMA0/CN12/RB15
L9	AETXD0/SS3/U4RX/U1CTS/CN20/RD14
L10	SDA5/SDI4/U2RX/PMA9/CN17/RF4
L11	SCL5/SDO4/U2TX/PMA8/CN18/RF5

Table of Contents

1.0	Device Overview	31
2.0	Guidelines for Getting Started with 32-bit Microcontrollers	43
3.0	CPU	49
4.0	Memory Organization	55
5.0	Flash Program Memory	117
6.0	Resets	
7.0	Interrupt Controller	121
8.0	Oscillator Configuration	125
9.0	Prefetch Cache	127
10.0	Direct Memory Access (DMA) Controller	129
11.0	USB On-The-Go (OTG)	131
12.0	I/O Ports	133
13.0) Timer1	135
14.0) Timer2/3, Timer4/5	137
15.0	Input Capture	139
16.0	Output Compare	141
	Serial Peripheral Interface (SPI)	
18.0	Inter-Integrated Circuit™ (I ² C™)	145
19.0	Universal Asynchronous Receiver Transmitter (UART)	147
20.0	Parallel Master Port (PMP)	
21.0	Real-Time Clock and Calendar (RTCC)	151
22.0	10-bit Analog-to-Digital Converter (ADC)	153
23.0	Controller Area Network (CAN)	155
24.0	Ethernet Controller	157
25.0	Comparator	159
	Comparator Voltage Reference (CVREF)	
27.0	Power-Saving Features	163
28.0	Special Features	165
29.0	Instruction Set	177
30.0	Development Support	179
31.0	Electrical Characteristics	183
32.0	Packaging Information	225
The I	Microchip Web Site	253
Custo	tomer Change Notification Service	253
Custo	tomer Support	253
Read	der Response	254
D	duct Identification Customs	٥٢٦

TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

- Microchip's Worldwide Web site; http://www.microchip.com
- Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

Customer Notification System

Register on our web site at www.microchip.com to receive the most current information on all of our products.

NOTES:

1.0 **DEVICE OVERVIEW**

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This document contains device-specific information for PIC32MX5XX/6XX/7XX devices.

Figure 1-1 illustrates a general block diagram of the core and peripheral modules the PIC32MX5XX/6XX/7XX family of devices.

Table 1-1 lists the functions of the various pins shown in the pinout diagrams.

BLOCK DIAGRAM(1,2) FIGURE 1-1:




TABLE 1-1: PINOUT I/O DESCRIPTIONS

	Р	in Number ⁽	1)	Pin	Buffer Type	Description
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Туре		
AN0	16	25	K2	I	Analog	Analog input channels.
AN1	15	24	K1	I	Analog	
AN2	14	23	J2	I	Analog	
AN3	13	22	J1	I	Analog	
AN4	12	21	H2	I	Analog	
AN5	11	20	H1	I	Analog	
AN6	17	26	L1	I	Analog	
AN7	18	27	J3	I	Analog	
AN8	21	32	K4	I	Analog	
AN9	22	33	L4	I	Analog	
AN10	23	34	L5	I	Analog	
AN11	24	35	J5	I	Analog	
AN12	27	41	J7	I	Analog	
AN13	28	42	L7	I	Analog	
AN14	29	43	K7	I	Analog	
AN15	30	44	L8	I	Analog	
CLKI	39	63	F9	I	ST/CMOS	External clock source input. Always associated with OSC1 pin function.
CLKO	40	64	F11	0	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes. Always associated with OSC2 pin function.
OSC1	39	63	F9	I	ST/CMOS	Oscillator crystal input. ST buffer when configured in RC mode; CMOS otherwise.
OSC2	40	64	F11	I/O	_	Oscillator crystal output. Connects to crystal or resonator in Crystal Oscillator mode. Optionally functions as CLKO in RC and EC modes.
SOSCI	47	73	C10	I	ST/CMOS	32.768 kHz low-power oscillator crystal input; CMOS otherwise.
SOSCO	48	74	B11	0	_	32.768 kHz low-power oscillator crystal output.

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input P = Power O = Output I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		in Number ⁽			D. "	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description
CN0	48	74	B11	ı	ST	Change notification inputs.
CN1	47	73	C10	I	ST	Can be software programmed for internal weak
CN2	16	25	K2	I	ST	pull-ups on all inputs.
CN3	15	24	K1	I	ST	
CN4	14	23	J2	I	ST	
CN5	13	22	J1	I	ST	
CN6	12	21	H2	I	ST	
CN7	11	20	H1	I	ST	
CN8	4	10	E3	I	ST	
CN9	5	11	F4	I	ST	
CN10	6	12	F2	I	ST	
CN11	8	14	F3	I	ST	
CN12	30	44	L8	I	ST	
CN13	52	81	C8	I	ST	
CN14	53	82	B8	I	ST	
CN15	54	83	D7	I	ST	
CN16	55	84	C7	I	ST	
CN17	31	49	L10	I	ST	
CN18	32	50	L11	I	ST	
CN19	_	80	D8	I	ST	
CN20	_	47	L9	I	ST	
CN21	_	48	K9	I	ST	
IC1	42	68	E9	I	ST	Capture Inputs 1-5
IC2	43	69	E10	I	ST	
IC3	44	70	D11	I	ST	
IC4	45	71	C11	I	ST	
IC5	52	79	A9	I	ST	
OCFA	17	26	L1	I	ST	Output Compare Fault A Input
OC1	46	72	D9	0	_	Output Compare Output 1
OC2	49	76	A11	0	_	Output Compare Output 2
OC3	50	77	A10	0	_	Output Compare Output 3
OC4	51	78	В9	0	_	Output Compare Output 4
OC5	52	81	C8	0		Output Compare Output 5
OCFB	30	44	L8	I	ST	Output Compare Fault B Input
INT0	46	72	D9	I	ST	External Interrupt 0
INT1	42	18	G1	I	ST	External Interrupt 1
INT2	43	19	G2	I	ST	External Interrupt 2
INT3	44	66	E11	I	ST	External Interrupt 3
INT4	45	67	E8	I	ST	External Interrupt 4

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels O = Output

Analog = Analog input

P = Power I = Input

TTL = TTL input buffer

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

		in Number ⁽			D	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description
RA0	_	17	G3	I/O	ST	PORTA is a bidirectional I/O port
RA1	_	38	J6	I/O	ST	
RA2	_	58	H11	I/O	ST	
RA3	_	59	G10	I/O	ST	
RA4	_	60	G11	I/O	ST	
RA5	_	61	G9	I/O	ST	
RA6	_	91	C5	I/O	ST	
RA7	_	92	B5	I/O	ST	
RA9	_	28	L2	I/O	ST	
RA10	_	29	K3	I/O	ST	
RA14	_	66	E11	I/O	ST	
RA15	_	67	E8	I/O	ST	
RB0	16	25	K2	I/O	ST	PORTB is a bidirectional I/O port
RB1	15	24	K1	I/O	ST	
RB2	14	23	J2	I/O	ST	
RB3	13	22	J1	I/O	ST	
RB4	12	21	H2	I/O	ST	
RB5	11	20	H1	I/O	ST	
RB6	17	26	L1	I/O	ST	
RB7	18	27	J3	I/O	ST	
RB8	21	32	K4	I/O	ST	
RB9	22	33	L4	I/O	ST	
RB10	23	34	L5	I/O	ST	
RB11	24	35	J5	I/O	ST	
RB12	27	41	J7	I/O	ST	
RB13	28	42	L7	I/O	ST	
RB14	29	43	K7	I/O	ST	
RB15	30	44	L8	I/O	ST	
RC1	_	6	D1	I/O	ST	PORTC is a bidirectional I/O port
RC2	_	7	E4	I/O	ST	
RC3	_	8	E2	I/O	ST	
RC4	_	9	E1	I/O	ST	
RC12	39	63	F9	I/O	ST]
RC13	47	73	C10	I/O	ST]
RC14	48	74	B11	I/O	ST]
RC15	40	64	F11	I/O	ST	

Legend: CMOS = CMOS compatible input or output

ST = Schmitt Trigger input with CMOS levels

Analog = Analog input

P = Power

TTL = TTL input buffer

O = Output

I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

RD0	Description	Buffer	D:	1)	in Number ⁽	P		
RD1			Pin Type				Pin Name	
RD2 50 77 A10 I/O ST RD3 51 78 B9 I/O ST RD4 52 81 C8 I/O ST RD5 53 82 B8 I/O ST RD6 54 83 D7 I/O ST RD7 55 84 C7 I/O ST RD8 42 68 E9 I/O ST RD9 43 69 E10 I/O ST RD10 44 70 D11 I/O ST RD11 45 71 C11 I/O ST RD12 — 79 A9 I/O ST RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94	t	PORTD is a bidirectional I/O port	ST	I/O	D9	72	46	RD0
RD3			ST	I/O	A11	76	49	RD1
RD4 52 81 C8 I/O ST RD5 53 82 B8 I/O ST RD6 54 83 D7 I/O ST RD7 55 84 C7 I/O ST RD8 42 68 E9 I/O ST RD9 43 69 E10 I/O ST RD10 44 70 D11 I/O ST RD10 44 70 D11 I/O ST RD11 45 71 C11 I/O ST RD12 — 79 A9 I/O ST RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 9			ST	I/O	A10	77	50	RD2
RD5 53 82 B8 I/O ST RD6 54 83 D7 I/O ST RD7 55 84 C7 I/O ST RD8 42 68 E9 I/O ST RD9 43 69 E10 I/O ST RD10 44 70 D11 I/O ST RD10 44 70 D11 I/O ST RD11 45 71 C11 I/O ST RD12 — 79 A9 I/O ST RD13 — 80 D8 I/O ST RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 9			ST	I/O	В9	78	51	RD3
RD6 54 83 D7 I/O ST RD7 55 84 C7 I/O ST RD8 42 68 E9 I/O ST RD9 43 69 E10 I/O ST RD10 44 70 D11 I/O ST RD11 45 71 C11 I/O ST RD12 — 79 A9 I/O ST RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RD15 — 48 K9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100			ST	I/O	C8	81	52	RD4
RD7			ST	I/O	B8	82	53	RD5
RD8			ST	I/O	D7	83	54	RD6
RD9			ST	I/O	C7	84	55	RD7
RD10 44 70 D11 I/O ST RD11 45 71 C11 I/O ST RD12 — 79 A9 I/O ST RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RD15 — 48 K9 I/O ST RE0 60 93 A4 I/O ST PORTE is a bidirectional I/O port RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE7 RE8 — 18 G1 I/O ST			ST	I/O	E9	68	42	RD8
RD11			ST	I/O	E10	69	43	RD9
RD12 — 79 A9 I/O ST RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RD15 — 48 K9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	D11	70	44	RD10
RD13 — 80 D8 I/O ST RD14 — 47 L9 I/O ST RD15 — 48 K9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	C11	71	45	RD11
RD14 — 47 L9 I/O ST RD15 — 48 K9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	A9	79	_	RD12
RD15 — 48 K9 I/O ST RE0 60 93 A4 I/O ST RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	D8	80	_	RD13
RE0 60 93 A4 I/O ST PORTE is a bidirectional I/O port RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	L9	47	_	RD14
RE1 61 94 B4 I/O ST RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	K9	48	_	RD15
RE2 62 98 B3 I/O ST RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST	i	PORTE is a bidirectional I/O port	ST	I/O	A4	93	60	RE0
RE3 63 99 A2 I/O ST RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	B4	94	61	RE1
RE4 64 100 A1 I/O ST RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	В3	98	62	RE2
RE5 1 3 D3 I/O ST RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	A2	99	63	RE3
RE6 2 4 C1 I/O ST RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	A1	100	64	RE4
RE7 3 5 D2 I/O ST RE8 — 18 G1 I/O ST			ST	I/O	D3	3	1	RE5
RE8 — 18 G1 I/O ST			ST	I/O	C1	4	2	RE6
			ST	I/O	D2	5	3	RE7
RE9 — 19 G2 I/O ST			ST	I/O	G1	18	_	RE8
			ST	I/O	G2	19	_	RE9
RF0 58 87 B6 I/O ST PORTF is a bidirectional I/O port		PORTF is a bidirectional I/O port	ST	I/O	B6	87	58	RF0
RF1 59 88 A6 I/O ST			ST	I/O	A6	88	59	RF1
RF2 — 52 K11 I/O ST				I/O	K11	52	_	
RF3 33 51 K10 I/O ST			ST	I/O	K10	51	33	RF3
RF4 31 49 L10 I/O ST			ST	I/O	L10	49	31	RF4
RF5 32 50 L11 I/O ST			ST	I/O	L11	50	32	RF5
RF8 — 53 J10 I/O ST			ST	I/O	J10	53	_	RF8
RF12 — 40 K6 I/O ST			ST	I/O	K6	40	_	RF12
RF13 — 39 L6 I/O ST			ST	I/O	L6	39	_	RF13

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels

TTL = TTL input buffer

Analog = Analog input P = Power

O = Output I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

Pin Name	Pin Number ⁽¹⁾					
	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description
RG0	_	90	A5	I/O	ST	PORTG is a bidirectional I/O port
RG1	_	89	E6	I/O	ST	
RG6	4	10	E3	I/O	ST	
RG7	5	11	F4	I/O	ST	
RG8	6	12	F2	I/O	ST	
RG9	8	14	F3	I/O	ST	
RG12	_	96	C3	I/O	ST	
RG13	_	97	A3	I/O	ST	
RG14	_	95	C4	I/O	ST	
RG15	_	1	B2	I/O	ST	
RG2	37	57	H10	I	ST	PORTG input pins
RG3	36	56	J11	I	ST	
T1CK	48	74	B11	I	ST	Timer1 external clock input
T2CK	_	6	D1	I	ST	Timer2 external clock input
T3CK	_	7	E4	I	ST	Timer3 external clock input
T4CK	_	8	E2	I	ST	Timer4 external clock input
T5CK	_	9	E1	I	ST	Timer5 external clock input
U1CTS	43	47	L9	I	ST	UART1 clear to send
U1RTS	49	48	K9	0		UART1 ready to send
U1RX	50	52	K11	I	ST	UART1 receive
U1TX	51	53	J10	0	_	UART1 transmit
U3CTS	8	14	F3	I	ST	UART3 clear to send
U3RTS	4	10	E3	0	_	UART3 ready to send
U3RX	5	11	F4	ı	ST	UART3 receive
U3TX	6	12	F2	0	_	UART3 transmit
U2CTS	21	40	K6	I	ST	UART2 clear to send
U2RTS	29	39	L6	0	_	UART2 ready to send
U2RX	31	49	L10	I	ST	UART2 receive
U2TX	32	50	L11	0	_	UART2 transmit
U4RX	43	47	L9	ı	ST	UART4 receive
U4TX	49	48	K9	0	_	UART4 transmit
U6RX	8	14	F3	I	ST	UART6 receive
U6TX	4	10	E3	0		UART6 transmit
U5RX	21	40	K6	I	ST	UART5 receive
U5TX	29	39	L6	0	_	UART5 transmit
SCK1	_	70	D11	I/O	ST	Synchronous serial clock input/output for SPI1
SDI1	_	9	E1	I	ST	SPI1 data in
SDO1		72	D9	0	_	SPI1 data out

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels Analog = Analog input P = Power

TTL = TTL input buffer

O = Output I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	P	in Number ⁽	1)	D:	D. #	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description
SS1	_	69	E10	I/O	ST	SPI1 slave synchronization or frame pulse I/O
SCK3	49	48	K9	I/O	ST	Synchronous serial clock input/output for SPI3
SDI3	50	52	K11	I	ST	SPI3 data in
SDO3	51	53	J10	0	_	SPI3 data out
SS3	43	47	L9	I/O	ST	SPI3 slave synchronization or frame pulse I/O
SCK2	4	10	E3	I/O	ST	Synchronous serial clock input/output for SPI2
SDI2	5	11	F4	I	ST	SPI2 data in
SDO2	6	12	F2	0	_	SPI2 data out
SS2	8	14	F3	I/O	ST	SPI2 slave synchronization or frame pulse I/O
SCK4	29	39	L6	I/O	ST	Synchronous serial clock input/output for SPI4
SDI4	31	49	L10	I	ST	SPI4 data in
SDO4	32	50	L11	0	_	SPI4 data out
SS4	21	40	K6	I/O	ST	SPI4 slave synchronization or frame pulse I/O
SCL1	44	66	E11	I/O	ST	Synchronous serial clock input/output for I2C1
SDA1	43	67	E8	I/O	ST	Synchronous serial data input/output for I2C1
SCL3	51	53	J10	I/O	ST	Synchronous serial clock input/output for I2C3
SDA3	50	52	K11	I/O	ST	Synchronous serial data input/output for I2C3
SCL2	_	58	H11	I/O	ST	Synchronous serial clock input/output for I2C2
SDA2	_	59	G10	I/O	ST	Synchronous serial data input/output for I2C2
SCL4	6	12	F2	I/O	ST	Synchronous serial clock input/output for I2C4
SDA4	5	11	F4	I/O	ST	Synchronous serial data input/output for I2C4
SCL5	32	50	L11	I/O	ST	Synchronous serial clock input/output for I2C5
SDA5	31	49	L10	I/O	ST	Synchronous serial data input/output for I2C5
TMS	23	17	G3	1	ST	JTAG Test mode select pin
TCK	27	38	J6	1	ST	JTAG test clock input pin
TDI	28	60	G11	I	ST	JTAG test data input pin
TDO	24	61	G9	0		JTAG test data output pin
RTCC	42	68	E9	0		Real-Time Clock alarm output
CVREF-	15	28	L2	I	Analog	Comparator Voltage Reference (low)
CVREF+	16	29	K3	I	Analog	Comparator Voltage Reference (high)
CVREFOUT	23	34	L5	0	Analog	Comparator Voltage Reference output
C1IN-	12	21	H2	I	Analog	Comparator 1 negative input
C1IN+	11	20	H1	I	Analog	Comparator 1 positive input
C1OUT	21	32	K4	0		Comparator 1 output
C2IN-	14	23	J2	I	Analog	Comparator 2 negative input
C2IN+	13	22	J1	I	Analog	Comparator 2 positive input
C2OUT	22	33	L4	0	_	Comparator 2 output

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

Analog = Analog input P = Power I = Input

O = Output

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	P	in Number ⁽	1)	D:	Dff					
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description				
PMA0	30	44	L8	I/O	TTL/ST	Parallel Master Port Address bit 0 input (Buffered Slave modes) and output (Master modes)				
PMA1	29	43	K7	I/O	TTL/ST	Parallel Master Port Address bit 1 input (Buffered Slave modes) and output (Master modes)				
PMA2	8	14	F3	0	_	Parallel Master Port address (Demultiplexed				
PMA3	6	12	F2	0	_	Master modes)				
PMA4	5	11	F4	0	_					
PMA5	4	10	E3	0	_]				
PMA6	16	29	K3	0	_					
PMA7	22	28	L2	0	_					
PMA8	32	50	L11	0	_					
PMA9	31	49	L10	0	_					
PMA10	28	42	L7	0	_					
PMA11	27	41	J7	0	_					
PMA12	24	35	J5	0	_					
PMA13	23	34	L5	0	_					
PMA14	45	71	C11	0	_					
PMA15	44	70	D11	0	_					
PMCS1	45	71	C11	0	_	Parallel Master Port Chip Select 1 strobe				
PMCS2	44	70	D11	0	_	Parallel Master Port Chip Select 2 strobe				
PMD0	60	93	A4	I/O	TTL/ST	Parallel Master Port data (Demultiplexed				
PMD1	61	94	B4	I/O	TTL/ST	Master mode) or address/data (Multiplexed				
PMD2	62	98	В3	I/O	TTL/ST	Master modes)				
PMD3	63	99	A2	I/O	TTL/ST					
PMD4	64	100	A1	I/O	TTL/ST					
PMD5	1	3	D3	I/O	TTL/ST					
PMD6	2	4	C1	I/O	TTL/ST					
PMD7	3	5	D2	I/O	TTL/ST					
PMD8	_	90	A5	I/O	TTL/ST					
PMD9	_	89	E6	I/O	TTL/ST					
PMD10	_	88	A6	I/O	TTL/ST					
PMD11	_	87	B6	I/O	TTL/ST					
PMD12	_	79	A9	I/O	TTL/ST					
PMD13	_	80	D8	I/O	TTL/ST					
PMD14	_	83	D7	I/O	TTL/ST					
PMD15	_	84	C7	I/O	TTL/ST					

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer Analog = Analog input P = Power O = Output I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Pin Number ⁽¹⁾			Ì	,	
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description
PMALL	30	44	L8	0	_	Parallel Master Port address latch enable low byte (Multiplexed Master modes)
PMALH	29	43	K7	0	_	Parallel Master Port address latch enable high byte (Multiplexed Master modes)
PMRD	53	82	B8	0	_	Parallel Master Port read strobe
PMWR	52	81	C8	0	_	Parallel Master Port write strobe
VBUS	34	54	H8	I	Analog	USB bus power monitor
Vusb	35	55	H9	Р	_	USB internal transceiver supply. If the USB module is <i>not</i> used, this pin must be connected to VDD.
VBUSON	11	20	H1	0	_	USB Host and OTG bus power control output
D+	37	57	H10	I/O	Analog	USB D+
D-	36	56	J11	I/O	Analog	USB D-
USBID	33	51	K10	I	ST	USB OTG ID detect
C1RX	58	87	B6	I	ST	CAN1 bus receive pin
C1TX	59	88	A6	0	_	CAN1 bus transmit pin
AC1RX	32	40	K6	I	ST	Alternate CAN1 bus receive pin
AC1TX	31	39	L6	0	_	Alternate CAN1 bus transmit pin
C2RX	29	90	A5	I	ST	CAN2 bus receive pin
C2TX	21	89	E6	0	_	CAN2 bus transmit pin
AC2RX	_	8	E2	1	ST	Alternate CAN2 bus receive pin
AC2TX	_	7	E4	0	_	Alternate CAN2 bus transmit pin
ERXD0	61	41	J7	I	ST	Ethernet Receive Data 0 ⁽²⁾
ERXD1	60	42	L7	I	ST	Ethernet Receive Data 1 ⁽²⁾
ERXD2	59	43	K7	I	ST	Ethernet Receive Data 2 ⁽²⁾
ERXD3	58	44	L8	I	ST	Ethernet Receive Data 3 ⁽²⁾
ERXERR	64	35	J5	I	ST	Ethernet receive error input ⁽²⁾
ERXDV	62	12	F2	I	ST	Ethernet receive data valid ⁽²⁾
ECRSDV	62	12	F2	I	ST	Ethernet carrier sense data valid ⁽²⁾
ERXCLK	63	14	F3	I	ST	Ethernet receive clock ⁽²⁾
EREFCLK	63	14	F3	I	ST	Ethernet reference clock ⁽²⁾
ETXD0	2	88	A6	0		Ethernet Transmit Data 0 ⁽²⁾
ETXD1	3	87	В6	0		Ethernet Transmit Data 1 ⁽²⁾
ETXD2	43	79	A9	0		Ethernet Transmit Data 2 ⁽²⁾
ETXD3	42	80	D8	0	_	Ethernet Transmit Data 3 ⁽²⁾
ETXERR	54	89	E6	0	_	Ethernet transmit error ⁽²⁾
ETXEN	1	83	D7	0	_	Ethernet transmit enable ⁽²⁾
ETXCLK	55	84	C7	ı	ST	Ethernet transmit clock ⁽²⁾
ECOL	44	10	E3	I	ST	Ethernet collision detect ⁽²⁾
ECRS	45	11	F4	I	ST	Ethernet carrier sense ⁽²⁾

Legend: CMOS = CMOS compatible input or output ST = Schmitt Trigger input with CMOS levels TTL = TTL input buffer

P = Power Analog = Analog input O = Output

I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Р	in Number ⁽	1)	i i	D ((
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Pin Type	Buffer Type	Description
EMDC	30	71	C11	0	_	Ethernet management data clock ⁽²⁾
EMDIO	49	68	E9	I/O	_	Ethernet management data ⁽²⁾
AERXD0	43	18	G1	I	ST	Alternate Ethernet Receive Data 0 ⁽²⁾
AERXD1	42	19	G2	I	ST	Alternate Ethernet Receive Data 1 ⁽²⁾
AERXD2	_	28	L2	I	ST	Alternate Ethernet Receive Data 2 ⁽²⁾
AERXD3	_	29	K3	I	ST	Alternate Ethernet Receive Data 3 ⁽²⁾
AERXERR	55	1	B2	I	ST	Alternate Ethernet receive error input ⁽²⁾
AERXDV	_	12	F2	I	ST	Alternate Ethernet receive data valid ⁽²⁾
AECRSDV	44	12	F2	I	ST	Alternate Ethernet carrier sense data valid ⁽²⁾
AERXCLK	_	14	F3	I	ST	Alternate Ethernet receive clock ⁽²⁾
AEREFCLK	45	14	F3	I	ST	Alternate Ethernet reference clock ⁽²⁾
AETXD0	59	47	L9	0	_	Alternate Ethernet Transmit Data 0 ⁽²⁾
AETXD1	58	48	K9	0	_	Alternate Ethernet Transmit Data 1 ⁽²⁾
AETXD2	_	44	L8	0	_	Alternate Ethernet Transmit Data 2 ⁽²⁾
AETXD3	_	43	K7	0	_	Alternate Ethernet Transmit Data 3 ⁽²⁾
AETXERR	_	35	J5	0	_	Alternate Ethernet transmit error ⁽²⁾
AETXEN	54	67	E8	0	_	Alternate Ethernet transmit enable ⁽²⁾
AETXCLK	_	66	E11	I	ST	Alternate Ethernet transmit clock ⁽²⁾
AECOL	_	42	L7	I	ST	Alternate Ethernet collision detect ⁽²⁾
AECRS	_	41	J7	I	ST	Alternate Ethernet carrier sense ⁽²⁾
AEMDC	30	71	C11	0	_	Alternate Ethernet Management Data clock ⁽²⁾
AEMDIO	49	68	E9	I/O	_	Alternate Ethernet Management Data ⁽²⁾
TRCLK	_	91	C5	0	_	Trace clock
TRD0	_	97	A3	0	_	Trace Data bits 0-3
TRD1	_	96	C3	0		1
TRD2	_	95	C4	0	_	1
TRD3	_	92	B5	0	_]
PGED1	16	25	K2	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 1
PGEC1	15	24	K1	I	ST	Clock input pin for Programming/Debugging Communication Channel 1
PGED2	18	27	J3	I/O	ST	Data I/O pin for Programming/Debugging Communication Channel 2
PGEC2	17	26	L1	I	ST	Clock input pin for Programming/Debugging Communication Channel 2
MCLR	7	13	F1	I/P	ST	Master Clear (Reset) input. This pin is an active-low Reset to the device.

Legend: CMOS = CMOS compatible input or output Analog = ST = Schmitt Trigger input with CMOS levels O = Outp

Analog = Analog input P = PowerO = Output I = Input

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

TABLE 1-1: PINOUT I/O DESCRIPTIONS (CONTINUED)

	Р	in Number ⁽	1)	Pin	Buffer					
Pin Name	64-Pin QFN/TQFP	100-Pin TQFP	121-Pin XBGA	Туре	Туре	Description				
AVDD	19	30	J4	Р	Р	Positive supply for analog modules. This pin must be connected at all times.				
AVss	20	31	L3	Р	Р	Ground reference for analog modules				
VDD	10, 26, 38, 57	2, 16, 37, 46, 62, 86	A7, C2, C9, E5, K8, F8, G5, H4, H6	Р	_	Positive supply for peripheral logic and I/O pins				
VCAP/VCORE	56	85	B7	Р	_	Capacitor for Internal Voltage Regulator				
Vss	9, 25, 41	15, 36, 45, 65, 75	A8, B10, D4, D5, E7, F5, F10, G6, G7, H3	Р	_	Ground reference for logic and I/O pins. This pin must be connected at all times.				
VREF+	16	29	K3	I	Analog	Analog voltage reference (high) input				
VREF-	15	28	L2	I	Analog	Analog voltage reference (low) input				

Legend:CMOS = CMOS compatible input or outputAnalog = Analog inputP = PowerST = Schmitt Trigger input with CMOS levelsO = OutputI = Input

TTL = TTL input buffer

Note 1: Pin numbers are provided for reference only. See the "Pin Diagrams" section for device pin availability.

NOTES:

2.0 GUIDELINES FOR GETTING STARTED WITH 32-BIT MICROCONTROLLERS

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to the related section of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

2.1 Basic Connection Requirements

Getting started with the PIC32MX5XX/6XX/7XX family of 32-bit Microcontrollers (MCUs) requires attention to a minimal set of device pin connections before proceeding with development. The following is a list of pin names, which must always be connected:

 All VDD and Vss pins (see Section 2.2 "Decoupling Capacitors")

 All AVDD and AVSS pins even if the ADC module is not used

(see Section 2.2 "Decoupling Capacitors")

VCAP/VCORE pin

(see Section 2.3 "Capacitor on Internal Voltage Regulator (VCAP/VCORE)")

MCLR pin

(see Section 2.4 "Master Clear (MCLR) Pin")

 PGECx/PGEDx pins used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes

(see Section 2.5 "ICSP Pins")

OSC1 and OSC2 pins when external oscillator source is used

(see Section 2.8 "External Oscillator Pins")

The following pin may be required, as well:

VREF+/VREF- pins used when external voltage reference for ADC module is implemented

Note: The AVDD and AVSS pins must be connected, regardless of the ADC use and the ADC voltage reference source.


2.2 Decoupling Capacitors

The use of decoupling capacitors on power supply pins, such as VDD, VSS, AVDD and AVSS is required. See Figure 2-1.

Consider the following criteria when using decoupling capacitors:

- Value and type of capacitor: A value of 0.1 µF (100 nF), 10-20V is recommended. The capacitor should be a low Equivalent Series Resistance (low-ESR) capacitor and have resonance frequency in the range of 20 MHz and higher. It is further recommended to use ceramic capacitors.
- Placement on the printed circuit board: The
 decoupling capacitors should be placed as close
 to the pins as possible. It is recommended that
 the capacitors be placed on the same side of
 the board as the device. If space is constricted,
 the capacitor can be placed on another layer on
 the PCB using a via; however, ensure that the
 trace length from the pin to the capacitor is
 within one-quarter inch (6 mm) in length.
- Handling high frequency noise: If the board is experiencing high frequency noise, upward of tens of MHz, add a second ceramic-type capacitor in parallel to the above described decoupling capacitor. The value of the second capacitor can be in the range of 0.01 μF to 0.001 μF. Place this second capacitor next to the primary decoupling capacitor. In high-speed circuit designs, consider implementing a decade pair of capacitances as close to the power and ground pins as possible. For example, 0.1 μF in parallel with 0.001 μF.
- Maximizing performance: On the board layout from the power supply circuit, run the power and return traces to the decoupling capacitors first, and then to the device pins. This ensures that the decoupling capacitors are first in the power chain. Equally important is to keep the trace length between the capacitor and the power pins to a minimum, thereby reducing PCB track inductance.

FIGURE 2-1: RECOMMENDED MINIMUM CONNECTION



2.2.1 BULK CAPACITORS

The use of a bulk capacitor is recommended to improve power supply stability. Typical values range from 4.7 μ F to 47 μ F. This capacitor should be located as close to the device as possible.

2.3 Capacitor on Internal Voltage Regulator (VCAP/VCORE)

2.3.1 INTERNAL REGULATOR MODE

A low-ESR (1 ohm) capacitor is required on the VCAP/VCORE pin, which is used to stabilize the internal voltage regulator output. The VCAP/VCORE pin must not be connected to VDD, and must have a CEFC capacitor, with at least a 6V rating, connected to ground. The type can be ceramic or tantalum. Refer to **Section 31.0** "Electrical Characteristics" for additional information on CEFC specifications.

2.4 Master Clear (MCLR) Pin

The $\overline{\text{MCLR}}$ pin provides two specific device functions:


- · Device Reset
- · Device Programming and Debugging

Pulling The MCLR pin low generates a device Reset. Figure 2-2 illustrates a typical MCLR circuit. During device programming and debugging, the resistance and capacitance that can be added to the pin must be considered. Device programmers and debuggers drive the MCLR pin. Consequently, specific voltage levels (VIH and VIL) and fast signal transitions must not be adversely affected. Therefore, specific values of R and C will need to be adjusted based on the application and PCB requirements.

For example, as illustrated in Figure 2-2, it is recommended that the capacitor C, be isolated from the MCLR pin during programming and debugging operations.

Place the components illustrated in Figure 2-2 within one-quarter inch (6 mm) from the MCLR pin.

FIGURE 2-2: EXAMPLE OF MCLR PIN CONNECTIONS



- Note 1: R ≤10 kΩ is recommended. A suggested starting value is 10 kΩ Ensure that the MCLR pin VIH and VIL specifications are met.
 - 2: $R1 \le 470\Omega$ will limit any current flowing into \overline{MCLR} from the external capacitor C, in the event of \overline{MCLR} pin breakdown, due to Electrostatic Discharge (ESD) or Electrical Overstress (EOS). Ensure that the \overline{MCLR} pin VIH and VIL specifications are met.
 - 3: The capacitor can be sized to prevent unintentional Resets from brief glitches or to extend the device Reset period during the POR.

2.5 ICSP Pins

The PGECx and PGEDx pins are used for In-Circuit Serial Programming™ (ICSP™) and debugging purposes. It is recommended to keep the trace length between the ICSP connector and the ICSP pins on the device as short as possible. If the ICSP connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the PGECx and PGEDx pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

Ensure that the "Communication Channel Select" (i.e., PGECx/PGEDx pins) programmed into the device matches the physical connections for the ICSP to MPLAB® ICD 2, MPLAB® ICD 3 or MPLAB® REAL ICE $^{\text{TM}}$.

For more information on ICD 2, ICD 3 and REAL ICE connection requirements, refer to the following documents that are available on the Microchip web site.

- "MPLAB[®] ICD 2 In-Circuit Debugger User's Guide" DS51331
- "Using MPLAB® ICD 2" (poster) DS51265
- "MPLAB® ICD 2 Design Advisory" DS51566
- "Using MPLAB® ICD 3" (poster) DS51765
- "MPLAB® ICD 3 Design Advisory" DS51764
- "MPLAB® REAL ICE™ In-Circuit Emulator User's Guide" DS51616
- "Using MPLAB[®] REAL ICE™ Emulator" (poster) DS51749

2.6 JTAG

The TMS, TDO, TDI and TCK pins are used for testing and debugging according to the Joint Test Action Group (JTAG) standard. It is recommended to keep the trace length between the JTAG connector and the JTAG pins on the device as short as possible. If the JTAG connector is expected to experience an ESD event, a series resistor is recommended, with the value in the range of a few tens of Ohms, not to exceed 100 Ohms.

Pull-up resistors, series diodes and capacitors on the TMS, TDO, TDI and TCK pins are not recommended as they will interfere with the programmer/debugger communications to the device. If such discrete components are an application requirement, they should be removed from the circuit during programming and debugging. Alternatively, refer to the AC/DC characteristics and timing requirements information in the respective device Flash programming specification for information on capacitive loading limits and pin input voltage high (VIH) and input low (VIL) requirements.

2.7 Trace


The trace pins can be connected to a hardware-trace-enabled programmer to provide a compress real time instruction trace. When used for trace the TRD3, TRD2, TRD1, TRD0 and TRCLK pins should be dedicated for this use. The trace hardware requires a 22Ω series resistor between the trace pins and the trace connector.

2.8 External Oscillator Pins

Many MCUs have options for at least two oscillators: a high-frequency primary oscillator and a low-frequency secondary oscillator. Refer to **Section 8.0 "Oscillator Configuration"** for details.

The oscillator circuit should be placed on the same side of the board as the device. Also, place the oscillator circuit close to the respective oscillator pins, not exceeding one-half inch (12 mm) distance between them. The load capacitors should be placed next to the oscillator itself, on the same side of the board. Use a grounded copper pour around the oscillator circuit to isolate them from surrounding circuits. The grounded copper pour should be routed directly to the MCU ground. Do not run any signal traces or power traces inside the ground pour. Also, if using a two-sided board, avoid any traces on the other side of the board where the crystal is placed. A suggested layout is illustrated in Figure 2-3.

FIGURE 2-3: SUGGESTED OSCILLATOR CIRCUIT PLACEMENT



2.9 Configuration of Analog and Digital Pins During ICSP Operations

If MPLAB ICD 2, ICD 3 or REAL ICE is selected as a debugger, it automatically initializes all of the Analog-to-Digital input pins (ANx) as "digital" pins by setting all bits in the ADPCFG register.

The bits in this register that correspond to the Analog-to-Digital pins that are initialized by MPLAB ICD 2, ICD 3 or REAL ICE, must not be cleared by the user application firmware; otherwise, communication errors will result between the debugger and the device.

If your application needs to use certain ADC pins as analog input pins during the debug session, the user application must clear the corresponding bits in the ADPCFG register during initialization of the ADC module.

When MPLAB ICD 2, ICD 3 or REAL ICE is used as a programmer, the user application firmware must correctly configure the ADPCFG register. Automatic initialization of this register is only done during debugger operation. Failure to correctly configure the register(s) will result in all ADC pins being recognized as analog input pins, resulting in the port value being read as a logic '0', which may affect user application functionality.

2.10 Unused I/Os

Unused I/O pins should not be allowed to float as inputs. They can be configured as outputs and driven to a logic-low state.

Alternatively, inputs can be reserved by connecting the pin to Vss through a 1k to 10k resistor and configuring the pin as an input.

2.11 Referenced Sources

This device data sheet is based on the following individual chapters of the "PIC32 Family Reference Manual". These documents should be considered as the general reference for the operation of a particular module or device feature.

Note 1: To access the documents listed below, browse to the documentation section of the PIC32MX795F512L product page on the Microchip web site (www.microchip.com) or select a family reference manual section from the following list.

In addition to parameters, features, and other documentation, the resulting page provides links to the related family reference manual sections.

- Section 1. "Introduction" (DS61127)
- Section 2. "CPU" (DS61113)
- Section 4. "Prefetch Cache" (DS61119)
- Section 3. "Memory Organization" (DS61115)
- Section 5. "Flash Program Memory" (DS61121)
- Section 6. "Oscillator Configuration" (DS61112)
- Section 7. "Resets" (DS61118)
- Section 8. "Interrupt Controller" (DS61108)
- Section 9. "Watchdog Timer and Power-up Timer (DS61114)
- Section 10. "Power-Saving Features" (DS61130)
- Section 12. "I/O Ports" (DS61120)
- Section 13. "Parallel Master Port (PMP)" (DS61128)
- Section 14. "Timers" (DS61105)
- Section 15. "Input Capture" (DS61122)
- Section 16. "Output Capture" (DS61111)
- Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104)
- Section 19. "Comparator" (DS61110)
- Section 20. "Comparator Voltage Reference (CVREF)" (DS61109)
- Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107)
- Section 23. "Serial Peripheral Interface (SPI)" (DS61106)
- Section 24. "Inter-Integrated Circuit (I2C™)" (DS61116)
- · Section 27. "USB On-The-Go (OTG)" (DS61126)
- Section 29. "Real-Time Clock and Calendar (RTCC)" (DS61125)
- Section 31. "Direct Memory Access (DMA) Controller" (DS61117)
- Section 32. "Configuration" (DS61124)
- Section 33. "Programming and Diagnostics" (DS61129)
- Section 34. "Controller Area Network (CAN)" (DS61154)
- Section 35. "Ethernet Controller" (DS61155)

NOTES:

3.0 CPU

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 2. "CPU" (DS61113) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32). Resources for the MIPS32® M4K® Processor Core are available at http://www.mips.com.

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The MIPS32® M4K® Processor core is the heart of the PIC32MX5XX/6XX/7XX family processor. The CPU fetches instructions, decodes each instruction, fetches source operands, executes each instruction and writes the results of instruction execution to the proper destinations.

3.1 Features

- · 5-stage pipeline
- · 32-bit address and data paths
- · MIPS32 Enhanced Architecture (Release 2)
 - Multiply-accumulate and multiply-subtract instructions
 - Targeted multiply instruction
 - Zero/One detect instructions
 - WAIT instruction
 - Conditional move instructions (MOVN, MOVZ)
 - Vectored interrupts
 - Programmable exception vector base

- Atomic interrupt enable/disable
- GPR shadow registers to minimize latency for interrupt handlers
- Bit field manipulation instructions
- MIPS16e[®] code compression
 - 16-bit encoding of 32-bit instructions to improve code density
 - Special PC-relative instructions for efficient loading of addresses and constants
 - SAVE and RESTORE macro instructions for setting up and tearing down stack frames within subroutines
 - Improved support for handling 8 and 16-bit data types
- Simple Fixed Mapping Translation (FMT) mechanism
- · Simple dual bus interface
 - Independent 32-bit address and data busses
 - Transactions can be aborted to improve interrupt latency
- · Autonomous multiply/divide unit
 - Maximum issue rate of one 32x16 multiply per clock
 - Maximum issue rate of one 32x32 multiply every other clock
 - Early-in iterative divide. Minimum 11 and maximum 33 clock latency (dividend (rs) sign extension-dependent)
- · Power control
 - Minimum frequency: 0 MHz
 - Low-Power mode (triggered by WAIT instruction)
 - Extensive use of local gated clocks
- EJTAG debug and instruction trace
 - Support for single stepping
 - Virtual instruction and data address/value
 - Breakpoints
 - PC tracing with trace compression

FIGURE 3-1: MIPS® M4K® PROCESSOR CORE BLOCK DIAGRAM



3.2 Architecture Overview

The MIPS[®] M4K[®] processor core contains several logic blocks working together in parallel, providing an efficient high-performance computing engine. The following blocks are included with the core:

- · Execution Unit
- · Multiply/Divide Unit (MDU)
- System Control Coprocessor (CP0)
- · Fixed Mapping Translation (FMT)
- · Dual Internal Bus interfaces
- · Power Management
- MIPS16e Support
- · Enhanced JTAG (EJTAG) Controller

3.2.1 EXECUTION UNIT

The MIPS M4K processor core execution unit implements a load/store architecture with single-cycle ALU operations (logical, shift, add, subtract) and an autonomous multiply/divide unit. The core contains thirty-two 32-bit General Purpose Registers (GPRs) used for integer operations and address calculation. One additional register file shadow set (containing thirty-two registers) is added to minimize context switching overhead during interrupt/exception processing. The register file consists of two read ports and one write port and is fully bypassed to minimize operation latency in the pipeline.

The execution unit includes:

- · 32-bit adder used for calculating the data address
- Address unit for calculating the next instruction address
- Logic for branch determination and branch target address calculation
- · Load aligner
- Bypass multiplexers used to avoid stalls when executing instruction streams where data producing instructions are followed closely by consumers of their results
- Leading Zero/One detect unit for implementing the CLZ and CLO instructions
- Arithmetic Logic Unit (ALU) for performing bitwise logical operations
- · Shifter and store aligner

3.2.2 MULTIPLY/DIVIDE UNIT (MDU)

MIPS M4K processor core includes a Multiply/Divide Unit (MDU) that contains a separate pipeline for multiply and divide operations. This pipeline operates in parallel with the Integer Unit (IU) pipeline and does not stall when the IU pipeline stalls. This allows MDU operations to be partially masked by system stalls and/or other integer unit instructions.

The high-performance MDU consists of a 32x16 booth recoded multiplier, result/accumulation registers (HI and LO), a divide state machine, and the necessary multiplexers and control logic. The first number shown ('32' of 32x16) represents the *rs* operand. The second number ('16' of 32x16) represents the *rt* operand. The PIC32 core only checks the value of the latter (*rt*) operand to determine how many times the operation must pass through the multiplier. The 16x16 and 32x16 operations pass through the multiplier once. A 32x32 operation passes through the multiplier twice.

The MDU supports execution of one 16x16 or 32x16 multiply operation every clock cycle; 32x32 multiply operations can be issued every other clock cycle. Appropriate interlocks are implemented to stall the issuance of back-to-back 32x32 multiply operations. The multiply operand size is automatically determined by logic built into the MDU.

Divide operations are implemented with a simple 1 bit per clock iterative algorithm. An early-in detection checks the sign extension of the dividend (*rs*) operand. If *rs* is 8 bits wide, 23 iterations are skipped. For a 16 bit wide *rs*, 15 iterations are skipped and for a 24 bit wide *rs*, 7 iterations are skipped. Any attempt to issue a subsequent MDU instruction while a divide is still active causes an IU pipeline stall until the divide operation is completed.

Table 3-1 lists the repeat rate (peak issue rate of cycles until the operation can be reissued) and latency (number of cycles until a result is available) for the PIC32 core multiply and divide instructions. The approximate latency and repeat rates are listed in terms of pipeline clocks.

TABLE 3-1: MIPS® M4K® CORE HIGH-PERFORMANCE INTEGER MULTIPLY/DIVIDE UNIT LATENCIES AND REPEAT RATES

Opcode	Operand Size (mul rt) (div rs)	Latency	Repeat Rate
MULT/MULTU, MADD/MADDU,	16 bits	1	1
MSUB/MSUBU	32 bits	2	2
MUL	16 bits	2	1
	32 bits	3	2
DIV/DIVU	8 bits	12	11
	16 bits	19	18
	24 bits	26	25
	32 bits	33	32

The MIPS architecture defines that the result of a multiply or divide operation be placed in the HI and LO registers. Using the Move-From-HI (MFHI) and Move-From-LO (MFLO) instructions, these values can be transferred to the General Purpose Register file.

In addition to the HI/LO targeted operations, the MIPS32 architecture also defines a multiply instruction, $_{\rm MUL}$, which places the least significant results in the primary register file instead of the HI/LO register pair. By avoiding the explicit $_{\rm MFLO}$ instruction required when using the LO register, and by supporting multiple destination registers, the throughput of multiply-intensive operations is increased.

Two other instructions, Multiply-Add (MADD) and Multiply-Subtract (MSUB), are used to perform the multiply-accumulate and multiply-subtract operations. The MADD instruction multiplies two numbers and then adds the product to the current contents of the HI and LO registers. Similarly, the MSUB instruction multiplies two operands and then subtracts the product from the HI and LO registers. The MADD and MSUB operations are commonly used in DSP algorithms.

3.2.3 SYSTEM CONTROL COPROCESSOR (CP0)

In the MIPS architecture, CP0 is responsible for the virtual-to-physical address translation, the exception control system, the processor's diagnostics capability, the operating modes (Kernel, User and Debug) and whether interrupts are enabled or disabled. Configuration information, such as presence of options like MIPS16e, is also available by accessing the CP0 registers, listed in Table 3-2.

TABLE 3-2: COPROCESSOR 0 REGISTERS

Register Number	Register Name	Function
0-6	Reserved	Reserved.
7	HWREna	Enables access via the RDHWR instruction to selected hardware registers.
8	BadVAddr ⁽¹⁾	Reports the address for the most recent address-related exception.
9	Count ⁽¹⁾	Processor cycle count.
10	Reserved	Reserved.
11	Compare ⁽¹⁾	Timer interrupt control.
12	Status ⁽¹⁾	Processor status and control.
12	IntCtl ⁽¹⁾	Interrupt system status and control.
12	SRSCtl ⁽¹⁾	Shadow register set status and control.
12	SRSMap ⁽¹⁾	Provides mapping from vectored interrupt to a shadow set.
13	Cause ⁽¹⁾	Cause of last general exception.
14	EPC ⁽¹⁾	Program counter at last exception.
15	PRId	Processor identification and revision.
15	EBASE	Exception vector base register.
16	Config	Configuration register.
16	Config1	Configuration Register 1.
16	Config2	Configuration Register 2.
16	Config3	Configuration Register 3.
17-22	Reserved	Reserved.
23	Debug ⁽²⁾	Debug control and exception status.
24	DEPC ⁽²⁾	Program counter at last debug exception.
25-29	Reserved	Reserved.
30	ErrorEPC ⁽¹⁾	Program counter at last error.
31	DESAVE ⁽²⁾	Debug handler scratchpad register.

Note 1: Registers used in exception processing.

2: Registers used during debug.

Coprocessor 0 also contains the logic for identifying and managing exceptions. Exceptions can be caused by a variety of sources, including alignment errors in data, external events or program errors. Table 3-3 lists the exception types in order of priority.

TABLE 3-3: PIC32MX5XX/6XX/7XX FAMILY CORE EXCEPTION TYPES

Exception	Description
Reset	Assertion MCLR or a Power-on Reset (POR).
DSS	EJTAG debug single step.
DINT	EJTAG debug interrupt. Caused by the assertion of the external <i>EJ_DINT</i> input or by setting the EjtagBrk bit in the ECR register.
NMI	Assertion of NMI signal.
Interrupt	Assertion of unmasked hardware or software interrupt signal.
DIB	EJTAG debug hardware instruction break matched.
AdEL	Fetch address alignment error. Fetch reference to protected address.
IBE	Instruction fetch bus error.
DBp	EJTAG breakpoint (execution of SDBBP instruction).
Sys	Execution of SYSCALL instruction.
Вр	Execution of BREAK instruction.
RI	Execution of a reserved instruction.
CpU	Execution of a coprocessor instruction for a coprocessor that is not enabled.
CEU	Execution of a CorExtend instruction when CorExtend is not enabled.
Ov	Execution of an arithmetic instruction that overflowed.
Tr	Execution of a trap (when trap condition is true).
DDBL/DDBS	EJTAG Data Address Break (address only) or EJTAG data value break on store (address + value).
AdEL	Load address alignment error. Load reference to protected address.
AdES	Store address alignment error. Store to protected address.
DBE	Load or store bus error.
DDBL	EJTAG data hardware breakpoint matched in load data compare.

3.3 Power Management

The MIPS M4K Processor core offers a number of power management features, including low-power design, active power management and power-down modes of operation. The core is a static design that supports slowing or Halting the clocks, which reduces system power consumption during Idle periods.

3.3.1 INSTRUCTION-CONTROLLED POWER MANAGEMENT

The mechanism for invoking Power-Down mode is through execution of the WAIT instruction. For more information on power management, see Section 27.0 "Power-Saving Features".

3.3.2 LOCAL CLOCK GATING

The majority of the power consumed by the PIC32MX5XX/6XX/7XX family core is in the clock tree and clocking registers. The PIC32 family uses extensive use of local gated clocks to reduce this dynamic power consumption.

3.4 EJTAG Debug Support

The MIPS M4K Processor core provides for an Enhanced JTAG (EJTAG) interface for use in the software debug of application and kernel code. In addition to standard User mode and Kernel modes of operation, the MIPS M4K core provides a Debug mode that is entered after a debug exception (derived from a hardware breakpoint, single-step exception, etc.) is taken and continues until a Debug Exception Return (DERET) instruction is executed. During this time, the processor executes the debug exception handler routine.

The EJTAG interface operates through the Test Access Port (TAP), a serial communication port used for transferring test data in and out of the MIPS M4K processor core. In addition to the standard JTAG instructions, special instructions defined in the EJTAG specification define which registers are selected and how they are used.

4.0 MEMORY ORGANIZATION

Note:

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. For detailed information, refer to **Section 3.** "**Memory Organization**" (DS61115) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program, data memory, SFRs and Configuration registers, reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing PIC32MX5XX/6XX/7XX devices to execute from data memory.

Key features include:

- · 32-bit native data width
- Separate User (KUSEG) and Kernel (KSEG0/KSEG1) mode address space
- · Flexible program Flash memory partitioning
- Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus exception handling to intercept runaway code
- Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable (KSEG0) and non-cacheable (KSEG1) address regions

4.1 PIC32MX5XX/6XX/7XX Memory Layout

PIC32MX5XX/6XX/7XX microcontrollers implement two address schemes: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions as well as access peripherals. Physical addresses are used by bus master peripherals, such as DMA and the Flash controller, that access memory independently of the CPU.

The memory maps for the PIC32MX5XX/6XX/7XX devices are illustrated in Figure 4-1 through Figure 4-6.

4.1.1 PERIPHERAL REGISTERS LOCATIONS

Table 4-1 through Table 4-44 contain the peripheral address maps for the PIC32MX5XX/6XX/7XX devices. Peripherals located on the PB bus are mapped to 512-byte boundaries. Peripherals on the FPB bus are mapped to 4-Kbyte boundaries.

FIGURE 4-1: MEMORY MAP ON RESET FOR PIC32MX564F064H, PIC32MX564F064L, PIC32MX664F064H AND PIC32MX664F064L DEVICES⁽¹⁾




FIGURE 4-2: MEMORY MAP ON RESET FOR PIC32MX534F064H AND PIC32MX534F064L DEVICES⁽¹⁾




FIGURE 4-3: MEMORY MAP ON RESET FOR PIC32MX564F128H, PIC32MX564F128L, PIC32MX664F128H, PIC32MX664F128L, PIC32MX764F128H AND PIC32MX764F128L DEVICES⁽¹⁾




FIGURE 4-4: MEMORY MAP ON RESET FOR PIC32MX575F256H, PIC32MX575F256L, PIC32MX675F256H, PIC32MX675F256L, PIC32MX775F256H AND PIC32MX775F256L DEVICES⁽¹⁾




FIGURE 4-5: MEMORY MAP ON RESET FOR PIC32MX575F512H, PIC32MX575F512L, PIC32MX675F512H, PIC32MX675F512L, PIC32MX775F512H AND PIC32MX775F512L DEVICES




FIGURE 4-6: MEMORY MAP ON RESET FOR PIC32MX695F512H, PIC32MX695F512L, PIC32MX795F512H AND PIC32MX795F512L DEVICES




TABLE 4-1 :	BUS	MATRIX	REGISTER	MAP
--------------------	-----	--------	----------	-----

ess (ø										Bits							
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	BMXCON ⁽¹⁾	31:16	_	_	_	_	-	BMXCHEDMA	_	_	_	_		BMXERRIXI	BMXERRICD	BMXERRDMA	BMXERRDS	BMXERRIS	001F
2000	PINIYCOM,)	15:0	_	BMXARB<2:0> 0041											0041				
2010	BMXDKPBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2010	DIVIZURI DA	15:0		BMXDKPBA<15:0> 0000															
2020	BMXDUDBA ⁽¹⁾	31:16	_											0000					
		15:0		BMXDUDBA<15:0> 0000										0000					
2030	BMXDUPBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	DIVINOU DA	15:0									BMXD	JPBA<15:0>							0000
2040	BMXDRMSZ	31:16									BMXDI	RMSZ<31:0>							XXXX
		15:0		1	1					1				ı	ı				xxxx
2050	BMXPUPBA ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_		BMXPUPBA	·<19:16>		0000
											BMXP	JPBA<15:0>							0000
2060	BMXPFMSZ	31:16	BMXPFMSZ<31:0>											XXXX					
		15:0	XXX												XXXX				
2070	BMXBOOTSZ	31:16	BMXBOOTSZ<31:0>												-				
		15:0																	3000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES⁽¹⁾ **TABLE 4-2:**

sse		_								Bits									
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	_	_	_	_	_		_		_	_	SS0	0000
1000		15:0	_	FRZ	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	0000
.0.0		15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC<5:0)>			0000
1020	IPTMR	31:16		IPTMR<31:0>									0000						
		15:0		l	<u> </u>	U1TXIF	U1RXIF	U1EIF				l							0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	SPI3TXIF	SPI3RXIF	SPI3EIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	I2C3MIF T3IF	I2C3SIF INT2IF	I2C3BIF OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	— —	INTZIF	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF		DMA0IF	0000
		31.10	ICSEIF	ICZEIF	ICTEIF	_		U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF	DIVIA4IF ()	DIVIASIF	DIVIAZIF	DIVIATIF	DIVIAUIF	0000
1040	1040 IFS1	15:0	RTCCIF	FSCMIF	_	_	_	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
			1110011	1 00.0				I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF	OW. 2	OWN TH		7.51	01111	0000
1050	IFS2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1050	IF52	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
						U1TXIE	U1RXIE	U1EIE											
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI3TXIE	SPI3RXIE	SPI3EIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	IECU					I2C3MIE	I2C3SIE	I2C3BIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	_	_	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1							U2TXIE	U2RXIE	U2EIE	U3TXIE	U3RXIE	U3EIE						
1070	IECI	15:0	RTCCIE	FSCMIE	_	_	_	SPI4TXIE	SPI4RXIE	SPI4EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C5MIE	I2C5SIE	I2C5BIE	I2C4MIE	I2C4SIE	I2C4BIE						
1080	IEC2	31:16	_	_	_	_	_	_	_	_	_	_	-	_	-	_	_	_	0000
1000	ILOZ	15:0	_	_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16		_	_	INT0IP<2:0>			INT0IS	<1:0>	_	_	-	CS1IP<2:0>		CS1IS	S<1:0>	0000	
1030	11 00	15:0	_	_	_	CS0IP<2:0>			CS0IS	<1:0>	_	CTIP<2:0>				CTIS<1:0>			
10A0	IPC1	31:16	_	_	_	INT1IP<2:0>			INT1IS		_	_	— OC1IP<2:0>			OC1IS	S<1:0>	0000	
10/10	11 01	15:0	_				IC1IS	<1:0>	_	_		— T1IP<2:0>				T1IS<1:0>			

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PIC32MX5XX/6XX/7XX

These bits are not available on PIC32MX534/564/664/764 devices. 2:

This register does not have associated CLR, SET, and INV registers.

TABLE 4-2: INTERRUPT REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H AND PIC32MX575F512H DEVICES⁽¹⁾ (CONTINUED)

ess										Bits									
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	28/12 27/11 26/10		25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>		INT2IS	<1:0>	_	_	_	0	C2IP<2:0>		OC2IS	<1:0>	0000
1060	IPC2	15:0	_	_		IC2IP<2:0>			IC2IS<	<1:0>	_	_	_	٦	Γ2IP<2:0>		T2IS<	<1:0>	0000
10C0	IPC3	31:16	_	_	_		INT3IP<2:0>			<1:0>	_	_	_	0	C3IP<2:0>		OC3IS	<1:0>	0000
1000	IFC3	15:0	_	_	_		IC3IP<2:0>		IC3IS<	<1:0>	_	_	_	٦	Γ3IP<2:0>		T3IS<	<1:0>	0000
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>		INT4IS	<1:0>	_	_	_	0	C4IP<2:0>		OC4IS	<1:0>	0000
1000	IFC4	15:0	_	_	_		IC4IP<2:0>		IC4IS<	<1:0>	_	_	_	٦	Γ4IP<2:0>		T4IS<	<1:0>	0000
10E0	IPC5	31:16	_	_	_	_	_	_	_	_	_	_	_	0	C5IP<2:0>	,	OC5IS	<1:0>	0000
1000	IFCS	15:0	_	_	_		IC5IP<2:0>		IC5IS<	<1:0>	_	_	_	٦	Γ5IP<2:0>		T5IS<	<1:0>	0000
		31:16	_	_	_		AD1IP<2:0>		AD1IS	<1:0>	_	_	_		NIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6												U1IP<2:0>			U1IS<1:0>		1	
1000	UFU IPC6	15:0	_	_	_		I2C1IP<2:0>		I2C1IS	<1:0>	_	_	_	SPI3IP<2:0>			SPI3IS<1:0>		0000
														12	C3IP<2:0>		I2C3IS	<1:0>	1
							U3IP<2:0>		U3IS<1:0>										1
1100	IPC7	31:16	_	_	_		SPI2IP<2:0>		SPI2IS<1:0>		_	_	_	CN	/IP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	IFC1						I2C4IP<2:0>		I2C4IS<1:0>										
		15:0	_	_		(CMP1IP<2:0>	•	CMP1IS<1:0>		_	_	_	PMPIP<2:0>			PMPIS<1:0>		0000
		31:16	_	_	_	F	RTCCIP<2:0>	•	RTCCIS	S<1:0>	-	_	_	FSCMIP<2:0>		>	FSCMI	S<1:0>	0000
1110	IPC8													U2IP<2:0>			U2IS	<1:0>	1
1110	IFCO	15:0	_	_	_	_	_	_	_	_	_	_	_	SI	PI4IP<2:0>		SPI4IS	<1:0>	0000
														12	C5IP<2:0>		I2C5IS	<1:0>	ĺ
1120	IPC9	31:16	_	_	_		DMA3IP<2:0>	•	DMA3IS	S<1:0>	-	_	_	DN	//A2IP<2:0	>	DMA2I	S<1:0>	0000
1120	IF O3	15:0	_	_		[DMA1IP<2:0>	•	DMA1IS	-	_	_	_	DN	//A0IP<2:0	>	DMA0I	S<1:0>	0000
1130	IPC10	31:16	_	_	_	DMA7IP<2:0> ⁽²⁾		DMA7IS	<1:0> ⁽²⁾	_	_	_	DM	A6IP<2:0>	(2)	DMA6IS	<1:0> ⁽²⁾	0000	
1130	IFC 10	15:0	_	_	_	DMA5IP<2:0> ⁽²⁾		DMA5IS	<1: 0>⁽²⁾	_	_		DM	A4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000	
1140	IPC11	31:16		_	_				_			_		CA	N1IP<2:0	>	CAN1IS	S<1:0>	0000
1140	IFUII	15:0	_	_	_	USBIP<2:0>			USBIS	<1:0>	_	_	_	FCEIP<2:0>			FCEIS<1:0>		0000
1150	IPC12	31:16	_	_	_	U5IP<2:0>			U5IS<	:1:0>	_	_		U6IP<2:0>			U6IS	<1:0>	0000
1100	IFC12	15:0	_	_	_		U4IP<2:0>		U4IS<	:1:0>	_	_	_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

^{2:} These bits are not available on PIC32MX534/564/664/764 devices.

^{3:} This register does not have associated CLR, SET, and INV registers.

INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND PIC32MX695F512H DEVICES⁽¹⁾ **TABLE 4-3:**

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INITCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	1	0000
1010	INTOTAL	15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMF	R<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF		_	USBIF	FCEIF		DMA6IF ⁽²⁾		DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
								U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF						
1040	IFS1	15:0	RTCCIF	FSCMIF	_	_	_	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IFS2	31:16	_	_			_	_	_	_	_	_	_	_	_	_	_	_	0000
1030	11-32	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	_	-	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_	_	USBIE	FCEIE	DMA7IE ⁽²⁾		DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	_	_	_	U2TXIE SPI4TXIE	U2RXIE SPI4RXIE	U2EIE SPI4EIE	U3TXIE SPI2TXIE	U3RXIE SPI2RXIE	U3EIE SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C5MIE	I2C5SIE	I2C5BIE	I2C4MIE	I2C4SIE	I2C4BIE						
4000	1500	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1080	IEC2	15:0	_	_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	_	_		INT0IP<2:0>		INT0IS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	<1:0>	0000
1090	IPCU	15:0	_	_	_		CS0IP<2:0>		CS0IS	S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	_	1	_					S<1:0>	_	_	_		OC1IP<2:0>		OC1IS	S<1:0>	0000
10/10	01	15:0	_	_	_		IC1IP<2:0>		IC1IS		_	_	_		T1IP<2:0>		T1IS•		0000
10B0	IPC2	31:16		_	_		INT2IP<2:0>		INT2IS		_	_	_		OC2IP<2:0>		OC2IS		0000
	02	15:0		_	_		IC2IP<2:0>		IC2IS		_	_	_		T2IP<2:0>		T2IS•		0000
10C0	IPC3	31:16		_	_		INT3IP<2:0>		INT3IS		_	_	_		OC3IP<2:0>	•	OC3IS		0000
Logono	<u> </u>	15:0	_	— — — — — — — — — — — — — — — — — — —		L	IC3IP<2:0>		IC3IS		_	_	_		T3IP<2:0>		T3IS-	<1:0>	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC32MX5XX/6XX/7XX

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

These bits are not available on PIC32MX664 devices.

This register does not have associated CLR, SET, and INV registers.

INTERRUPT REGISTER MAP FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H AND PIC32MX695F512H DEVICES⁽¹⁾ (CONTINUED) **TABLE 4-3**:

ess										В	its								6
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>	>	INT4IS	S<1:0>	_	_	_		OC4IP<2:0>		OC4IS	S<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_	_	_	_	_	_	_	1	_	_	_		OC5IP<2:0>		OC5IS	S<1:0>	0000
1000	IPC5	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	-	_	-		AD1IP<2:0>	•	AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS	<1:0>	
101-0	IFCO	15:0	_	_	_		I2C1IP<2:0> I2C			S<1:0>	_	_	_		SPI3IP<2:0>	•	SPI3IS	S<1:0>	0000
							U3IP<2:0>								I2C3IP<2:0>	•	12C3IS	S<1:0>	
										<1:0>									
1100	IPC7	31:16	_	_	_		SPI2IP<2:0> SI			S<1:0>	_	_	_	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07						I2C4IP<2:0>	>	I2C4IS	S<1:0>									
		15:0	_	_	_		CMP1IP<2:0		CMP1I		_	_	_		PMPIP<2:0>		PMPIS	S<1:0>	0000
		31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_	_	F	FSCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS		
	00	15:0	_	_	_	_	_	_	_	_	_	_	_		SPI4IP<2:0>		SPI4IS		0000
															I2C5IP<2:0>		12C51S		
1120	IPC9	31:16					DMA3IP<2:0		DMA3I		_				DMA2IP<2:0		DMA2I		0000
		15:0					DMA1IP<2:0		DMA1I		_				DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	_				MA7IP<2:0>		DMA7IS		_				MA6IP<2:0>		DMA6IS		0000
		15:0	_			D			DMA5IS	<1:0> ⁽²⁾	_			D	MA4IP<2:0>	(2)	DMA4IS	<1:0> ⁽²⁾	0000
1140	IPC11	31:16	_	_	_	_				_	_	_	_	_		_			0000
		15:0	_	_	_		USBIP<2:0>			S<1:0>	_	_	_		FCEIP<2:0>	•	FCEIS		0000
1150	IPC12	31:16					U5IP<2:0>			<1:0>	_				U6IP<2:0>		U6IS		0000
		15:0	_	_	_		U4IP<2:0>		U4IS•	<1:0>	_	_	_		ETHIP<2:0>	•	ETHIS	S<1:0>	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

- These bits are not available on PIC32MX664 devices.
 This register does not have associated CLR, SET, and INV registers.

INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾ **TABLE 4-4**:

sse		_								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	-		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010		15:0	_	_	_	_	_		SRIPL<2:0>		_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMF	R<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	_	_	_	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF ⁽²⁾	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
40.40	1504							U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF						1
1040	IFS1	15:0	RTCCIF	FSCMIF	_	_	_	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IFS2	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1050	IF32	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	_	_	_	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	CAN2IE ⁽²⁾	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	_	_	-	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
4000	1500	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1080	IEC2	15:0	_	_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	_	_		INT0IP<2:0>		INTOIS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1090	IPCU	15:0	_	_	_		CS0IP<2:0>			S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	_	_	_		INT1IP<2:0>	•	INT1IS		_	_	_		OC1IP<2:0>	•		S<1:0>	0000
10710	01	15:0		_	_		IC1IP<2:0>			<1:0>		_	_		T1IP<2:0>		T1IS	<1:0>	0000
10B0	IPC2	31:16	_	_	_		INT2IP<2:0>			S<1:0>	_	_	_		OC2IP<2:0>	•		S<1:0>	0000
1000	02	15:0		_	_		IC2IP<2:0>			<1:0>		_	_		T2IP<2:0>		T2IS		0000
10C0	IPC3	31:16		_	_		INT3IP<2:0>	•	INT3IS		_	_	_		OC3IP<2:0>	•		S<1:0>	0000
Legeno		15:0		_	_	ed, read as '	IC3IP<2:0>		IC3IS		_	_	_		T3IP<2:0>		T3IS	<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

This bit is unimplemented on PIC32MX764F128H device.
This register does not have associated CLR, SET, and INV registers.

INTERRUPT REGISTER MAP FOR PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES $^{(1)}$ (CONTINUED) **TABLE 4-4**:

ess							INT4IP<2:0> IC4IP<2:0> IC4IP<2:0> IC5IP<2:0> AD1IP<2:0> I2C1IP<2:0> I2C1IP<2:0> I2C1IP<2:0> I2C4IP<2:0> DMA1IP<2:0> I2C4IP<2:0> I2C4IP<2:0 I2C			В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>	>	INT4IS	S<1:0>	_	_	_		OC4IP<2:0>		OC4IS	S<1:0>	0000
1000	11-04	15:0	_	_	_		IC4IP<2:0>	,	IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS-	<1:0>	0000
10E0	IPC5	31:16	_	_	_	_	_	_	_	_	_	_	_		OC5IP<2:0>	•	OC5IS	S<1:0>	0000
1000	IFCS	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS-	<1:0>	0000
		31:16	_	_	_		AD1IP<2:0>	>	AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6						I2C1IP<2:0>								U1IP<2:0>		U1IS	<1:0>	
101 0	11 00	15:0	_	_	_		I2C1IP<2:0>	>	12C1IS	S<1:0>	_	_	_		SPI3IP<2:0>	•	SPI3IS	S<1:0>	0000
															I2C3IP<2:0>	•	12C3IS	S<1:0>	
									U3IS-										
1100	IPC7	31:16	_	_	_				SPI2IS		_	_	_	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000
	0.								12C4IS										
		15:0		_	_				CMP1I		_	_	_		PMPIP<2:0>		PMPIS		0000
		31:16		_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_	_	F	SCMIP<2:0	>	FSCMI		0000
1110	IPC8														U2IP<2:0>		U2IS		4
		15:0	_	_	_	_	_	_	_	_	_	_	_		SPI4IP<2:0>		SPI4IS		0000
															I2C5IP<2:0>		12C518		
1120	IPC9	31:16		_	_				DMA3I		_	_	_		DMA2IP<2:0		DMA2I		0000
		15:0		_	_				DMA1I		_	_	_		DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16		_	_					<1:0> ⁽²⁾	_	_	_		MA6IP<2:0>		DMA6IS		0000
		15:0		_	_					<1:0> ⁽²⁾	_	_	_		MA4IP<2:0>		DMA4IS		0000
1140	IPC11	31:16		_	_				CAN2IS		_	_	_	'	CAN1IP<2:0:		CAN1I		0000
	_	15:0		_	_		USBIP<2:0>			S<1:0>	_	_	_		FCEIP<2:0>	•	FCEIS		0000
1150	IPC12	31:16		_	_		U5IP<2:0>			<1:0>	_	_	_		U6IP<2:0>		U6IS		0000
		15:0		_	_		U4IP<2:0>		U4IS	<1:0>	_	_	_		ETHIP<2:0>		ETHIS	S<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

- 2: This bit is unimplemented on PIC32MX764F128H device.
 3: This register does not have associated CLR, SET, and INV registers.

DS61156G-page 69

INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND PIC32MX575F256L DEVICES⁽¹⁾ **TABLE 4-5**:

ess		•								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_		_	_			_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	1		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	0000
1010	INTOTAL	15:0	_	_	_	_	_		SRIPL<2:0>	•	_	_			VEC	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMF	R<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	_	1	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF SPI4TXIF I2C5MIF	U2RXIF SPI4RXIF I2C5SIF	U2EIF SPI4EIF I2C5BIF	U3TXIF SPI2TXIF I2C4MIF	U3RXIF SPI2RXIF I2C4SIF	U3EIF SPI2EIF I2C4BIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1050	IFS2	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE SPI3TXIE I2C3MIE	U1RXIE SPI3RXIE I2C3SIE	U1EIE SPI3EIE I2C3BIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	_	_	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE SPI4TXIE I2C5MIE	U2RXIE SPI4RXIE I2C5SIE	U2EIE SPI4EIE I2C5BIE	U3TXIE SPI2TXIE I2C4MIE	U3RXIE SPI2RXIE I2C4SIE	U3EIE SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1080	IEC2	15:0			_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
		31:16	_	_	_		NT0IP<2:0>		INTOIS	S<1:0>	_	_	_		CS1IP<2:0>		CS1IS	S<1:0>	0000
1090	IPC0	15:0	_	_	_		CS0IP<2:0>			S<1:0>	_	_	_		CTIP<2:0>		CTIS	<1:0>	0000
10A0	IPC1	31:16	1		_		NT1IP<2:0>		INT1IS	S<1:0>	_	_	_		OC1IP<2:0>		OC119	S<1:0>	0000
IUAU	IPUI	15:0	_		_		IC1IP<2:0>		IC1IS	S<1:0>	_	_	_		T1IP<2:0>		T1IS	<1:0>	0000
10B0	IPC2	31:16	_	_	_		NT2IP<2:0>		INT2IS	S<1:0>	_	_	_		OC2IP<2:0>	•	OC215	S<1:0>	0000
1000	11 02	15:0	_	_	_		IC2IP<2:0>		IC2IS	S<1:0>	_	_	_		T2IP<2:0>		T2IS	<1:0>	0000
10C0	IPC3	31:16	_	_	_		NT3IP<2:0>			S<1:0>	_	_	_		OC3IP<2:0>	•	OC3IS		0000
		15:0	_	_	—		IC3IP<2:0>			S<1:0>	_	_	_		T3IP<2:0>		T3IS	<1:0>	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

^{2:} These bits are not available on PIC32MX534/564 devices.

This register does not have associated CLR, SET, and INV registers.

TABLE 4-5: INTERRUPT REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L PIC32MX575F512L AND PIC32MX575F256L DEVICES⁽¹⁾ (CONTINUED)

ess		•								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16		_	_		INT4IP<2:0>	,	INT4IS	S<1:0>	_	_	_		OC4IP<2:0>	,	OC415	S<1:0>	0000
1000	104	15:0	I	-	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS	<1:0>	0000
1050	IDO.	31:16	-	_	_		SPI1IP<2:0>		SPI1IS	S<1:0>	_	_	_		OC5IP<2:0>	•	OC518	S<1:0>	0000
10E0	IPC5	15:0	_	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS	<1:0>	0000
		31:16	_	_	_		AD1IP<2:0>		AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
1050	IPC6														U1IP<2:0>		U1IS	<1:0>	
10F0	IPC6	15:0	_	_	_		I2C1IP<2:0>	•	12C1IS	S<1:0>	_	_	_		SPI3IP<2:0	>	SPI3IS	S<1:0>	0000
															I2C3IP<2:0>	•	12C3I3	S<1:0>	
							U3IP<2:0>		U3IS	<1:0>									
1100	IPC7	31:16	_	_	_		SPI2IP<2:0>		SPI2IS	S<1:0>	_	_	_	(CMP2IP<2:0	>	CMP2I	S<1:0>	0000
1100	11 07						I2C4IP<2:0>	•	12C4IS	S<1:0>									
		15:0	_	_	_	(CMP1IP<2:0	>	CMP1I	S<1:0>	_	_	_		PMPIP<2:0	>	PMPIS	S<1:0>	0000
		31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_	_	I	SCMIP<2:0	>	FSCMI	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS	<1:0>	
1110	" 00	15:0	_	_	_		I2C2IP<2:0>	•	12C2IS	S<1:0>	_	_	_		SPI4IP<2:0		SPI4IS		0000
															I2C5IP<2:0>		I2C5IS	S<1:0>	
1120	IPC9	31:16	_	_	_		MA3IP<2:0		DMA3I		_	_	_		DMA2IP<2:0		DMA2I		0000
1120	" 00	15:0	_	_	_		MA1IP<2:0		DMA1I		_	_	_		DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	_	_	_		MA7IP<2:0>			S<1:0> ⁽²⁾	_	_	_		MA6IP<2:0>		DMA6IS		0000
	0.10	15:0	_	_	_	DI	MA5IP<2:0>	(2)	DMA5IS	<1:0> ⁽²⁾	_	_	_		MA4IP<2:0>		DMA4IS		0000
1140	IPC11	31:16	_		_	_	_	_	_	_	_	_	_		CAN1IP<2:0		CAN1I		0000
		15:0	_		_		USBIP<2:0>			S<1:0>	_	_	_		FCEIP<2:0>	•	FCEIS		0000
1150	IPC12	31:16	_		_		U5IP<2:0>			<1:0>	_	_	_		U6IP<2:0>	ı	U6IS	<1:0>	0000
	3.2	15:0	_	_	_					<1:0>	_	_	_	_	_	_	_	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

- 2: These bits are not available on PIC32MX534/564 devices.
- 3: This register does not have associated CLR, SET, and INV registers.

INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES $^{(1)}$ **TABLE 4-6**:

sse										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1010	INTOTAL	15:0	_	_	_	_	_		SRIPL<2:0>	•	_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	_	_	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
4040	1504							U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF						
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IFS2	31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1050	11-52	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
						U1TXIE	U1RXIE	U1EIE											
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI3TXIE	SPI3RXIE	SPI3EIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
	.200					I2C3MIE	I2C3SIE	I2C3BIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	_		USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾		DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1	45.0	DTOOLE	5001415	10.001.415	1000015	1000015	U2TXIE	U2RXIE	U2EIE	U3TXIE	U3RXIE	U3EIE	OMBOIE	0140415	DIADIE	4545	01115	
		15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	SPI4TXIE I2C5MIE	SPI4RXIE	SPI4EIE I2C5BIE	SPI2TXIE	SPI2RXIE	SPI2EIE I2C4BIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
		31:16	_					IZCSIVIIE	I2C5SIE	IZCODIE	I2C4MIE	I2C4SIE	IZC4DIE						0000
1080	IEC2	15:0					U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
		31:16					INT0IP<2:0>		INTOIS		- OOIXIL	—	U41XIL		CS1IP<2:0>		CS1IS		0000
1090	IPC0	15:0	_	_	_		CS0IP<2:0>			S<1:0>	_	_	_		CTIP<2:0>		CTIS		0000
		31:16	_	_	_		INT1IP<2:0>		INT1IS		_	_	_		OC1IP<2:0>	,	OC1IS		0000
10A0	IPC1	15:0	_	_	_		INT1IP<2:0> IC1IP<2:0>			<1:0>	_	_	_		T1IP<2:0>		T1IS-		0000
4000	IDOO	31:16	_	_	_		INT2IP<2:0>			S<1:0>	_	_	_		OC2IP<2:0>	•	OC2IS	S<1:0>	0000
10B0	IPC2	15:0	_	_	_		IC2IP<2:0>		IC2IS	i<1:0>	_	_	_		T2IP<2:0>		T2IS-	<1:0>	0000
1000	IDC2	31:16	1	_	_		INT3IP<2:0>		INT3IS	S<1:0>	_	_	_		OC3IP<2:0>		OC3IS	S<1:0>	0000
10C0	IPC3	15:0	_	_	- IC3IP<2:0>			IC3IS	<1:0>	_	_	_		T3IP<2:0>		T3IS-	<1:0>	0000	
Legen	d: x =	unknow	n value on F	Reset; — = ı	ınimplement	ed_read as '	n' Reset va	lues are sho	wn in hexad	ecimal									

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

^{2:} These bits are not available on PIC32MX664 devices.

This register does note have associated CLR, SET, and INV registers.

TABLE 4-6: INTERRUPT REGISTER MAP FOR PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L AND PIC32MX695F512L DEVICES⁽¹⁾ (CONTINUED)

ess		•								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	_	_	_		INT4IP<2:0>	•	INT4IS	S<1:0>	_	_	_		OC4IP<2:0>	•	OC4IS	S<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS•	<1:0>	0000
10E0	IPC5	31:16	1	_	_		SPI1IP<2:0>	,	SPI1IS	S<1:0>	_	_	_		OC5IP<2:0>	,	OC5IS	S<1:0>	0000
1000	IPC5	15:0	I	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	_		T5IP<2:0>		T5IS•	<1:0>	0000
		31:16	I	_	_		AD1IP<2:0>	,	AD1IS	S<1:0>	_	_	_		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS-	<1:0>	
101-0	IFCO	15:0	_	_	_		I2C1IP<2:0>	•	12C1IS	S<1:0>	_	_	_		SPI3IP<2:0>	>	SPI3IS	S<1:0>	0000
							U3IP<2:0>								I2C3IP<2:0>	•	12C3IS	S<1:0>	
									U3IS-										
1100	IPC7	31:16	_	_	_		SPI2IP<2:0>		SPI2IS		_	_	_		CMP2IP<2:0	>	CMP2I	S<1:0>	0000
							I2C4IP<2:0>		12C4IS										
		15:0	_	_	_		CMP1IP<2:0		CMP1I		_	_	_		PMPIP<2:0>		PMPIS		0000
		31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_	_		FSCMIP<2:0	>	FSCMI		0000
1110	IPC8														U2IP<2:0>		U2IS-		4
		15:0	_	_	_		I2C2IP<2:0>	•	12C2IS	S<1:0>	_	_	_		SPI4IP<2:0>		SPI4IS		0000
						_									I2C5IP<2:0>		12C5IS		
1120	IPC9	31:16			_		DMA3IP<2:0		DMA3I		_				DMA2IP<2:0		DMA2I		0000
		15:0		_	_		OMA1IP<2:0		DMA1I		_				DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	_	_	_		MA7IP<2:0>		DMA7IS		_	_			MA6IP<2:0>		DMA6IS		0000
		15:0		_	_		MA5IP<2:0>		DMA5IS	i<1:0>\ * /	_				MA4IP<2:0>		DMA4IS	<1:0>(2)	0000
1140	IPC11	31:16	_	_	_					-	_	_	_	_		_	-	_	0000
		15:0		_	_		USBIP<2:0>			S<1:0>	_				FCEIP<2:0>	•	FCEIS		0000
1150	IPC12	31:16	_	_	_		U5IP<2:0>			<1:0>	_	_	_		U6IP<2:0>		U6IS-		0000
		15:0	_	_	_		U4IP<2:0>			<1:0>	_	_	_		ETHIP<2:0>	•	ETHIS	>< 1:U>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

- 2: These bits are not available on PIC32MX664 devices.
- 3: This register does note have associated CLR, SET, and INV registers.

INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES $^{(1)}$ **TABLE 4-7:**

988										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
1000	INTCON	31:16		_	_	_	_		_	_	_	_	_	_		_	_	SS0	0000
1000	INTCON	15:0	_	FRZ	_	MVEC	_		TPC<2:0>		_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000
1010	INTSTAT ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_		_	_	_	0000
1010	INTSTATO	15:0	_	_	_	_	_		SRIPL<2:0>	•	_	_			VEC-	<5:0>			0000
1020	IPTMR	31:16 15:0								IPTMR	<31:0>								0000
1030	IFS0	31:16	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF SPI3TXIF I2C3MIF	U1RXIF SPI3RXIF I2C3SIF	U1EIF SPI3EIF I2C3BIF	SPI1TXIF	SPI1RXIF	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF	0000
		15:0	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF	INT1IF	OC1IF	IC1IF	T1IF	INT0IF	CS1IF	CS0IF	CTIF	0000
		31:16	IC3EIF	IC2EIF	IC1EIF	ETHIF	CAN2IF ⁽²⁾	CAN1IF	USBIF	FCEIF	DMA7IF ⁽²⁾	DMA6IF ⁽²⁾	DMA5IF ⁽²⁾	DMA4IF ⁽²⁾	DMA3IF	DMA2IF	DMA1IF	DMA0IF	0000
4040	1504							U2TXIF	U2RXIF	U2EIF	U3TXIF	U3RXIF	U3EIF						
1040	IFS1	15:0	RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	SPI4TXIF	SPI4RXIF	SPI4EIF	SPI2TXIF	SPI2RXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF	0000
								I2C5MIF	I2C5SIF	I2C5BIF	I2C4MIF	I2C4SIF	I2C4BIF						
1050	IECO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
1050	IFS2	15:0	_	_	_	_	U5TXIF	U5RXIF	U5EIF	U6TXIF	U6RXIF	U6EIF	U4TXIF	U4RXIF	U4EIF	PMPEIF	IC5EIF	IC4EIF	0000
						U1TXIE	U1RXIE	U1EIE											
1060	IEC0	31:16	I2C1MIE	I2C1SIE	I2C1BIE	SPI3TXIE	SPI3RXIE	SPI3EIE	SPI1TXIE	SPI1RXIE	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE	0000
1000	IECU					I2C3MIE	I2C3SIE	I2C3BIE											
		15:0	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE	INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE	0000
		31:16	IC3EIE	IC2EIE	IC1EIE	ETHIE	CAN2IE ⁽²⁾	CAN1IE	USBIE	FCEIE	DMA7IE ⁽²⁾	DMA6IE ⁽²⁾	DMA5IE ⁽²⁾	DMA4IE ⁽²⁾	DMA3IE	DMA2IE	DMA1IE	DMA0IE	0000
1070	IEC1							U2TXIE	U2RXIE	U2EIE	U3TXIE	U3RXIE	U3EIE						
1070	1201	15:0	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	SPI4TXIE	SPI4RXIE	SPI4EIE	SPI2TXIE	SPI2RXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE	0000
								I2C5MIE	I2C5SIE	I2C5BIE	I2C4MIE	I2C4SIE	I2C4BIE						
1080	IEC2	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_		0000
		15:0		_	_	_	U5TXIE	U5RXIE	U5EIE	U6TXIE	U6RXIE	U6EIE	U4TXIE	U4RXIE	U4EIE	PMPEIE	IC5EIE	IC4EIE	0000
1090	IPC0	31:16	_	_	_		INT0IP<2:0>			S<1:0>	_	_	_		CS1IP<2:0>	•	CS1IS		0000
		15:0	_	_	_		CS0IP<2:0>			S<1:0>	_	_	_		CTIP<2:0>		CTIS		0000
10A0	IPC1	31:16	_	_	_		INT1IP<2:0>	•		S<1:0>	_	_	_		OC1IP<2:0>	•	OC1IS		0000
		15:0			_		IC1IP<2:0>			<1:0>	_	_	_		T1IP<2:0>		T1IS-		0000
10B0	IPC2	31:16			_		INT2IP<2:0>	•		S<1:0>	_	_	_	OC2IP<2:0> OC2IS<1:0> 0					
		15:0			_	1521 217 127 127 127 127 127 127 127 127 1							0000						
10C0	IPC3	31:16	_		— INT3IP<2:0> INT3IS<1:0> — — OC3IP<2:0> OC3IS<1:0> — IC3IP<2:0> IC3IS<1:0> — — T3IP<2:0> T3IS<1:0>							0000							
	<u> </u>	15:0			ınimplement	<u> </u>	IC3IP<2:0>				_	_	_		T3IP<2:0>		1315	<1:0>	0000

Except where noted, all registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Note 1: Registers" for more information.

^{2:} This bit is unimplemented on PIC32MX764F128L device.

This register does not have associated CLR, SET, and INV registers.

TABLE 4-7: INTERRUPT REGISTER MAP FOR PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾ (CONTINUED)

ess		•								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
10D0	IPC4	31:16	-	_	_		INT4IP<2:0>	>	INT4IS	S<1:0>	_	_			OC4IP<2:0	•	OC4IS	S<1:0>	0000
1000	IPC4	15:0	_	_	_		IC4IP<2:0>		IC4IS	<1:0>	_	_	_		T4IP<2:0>		T4IS	<1:0>	0000
1050	IPC5	31:16	1	_	_		SPI1IP<2:0>	>	SPI1IS	S<1:0>	_	_	-		OC5IP<2:0>	>	OC5IS	S<1:0>	0000
10E0	IPC5	15:0	1	_	_		IC5IP<2:0>		IC5IS	<1:0>	_	_	1		T5IP<2:0>		T5IS	<1:0>	0000
		31:16	1	_	_		AD1IP<2:0>		AD1IS	<1:0>	_	_	1		CNIP<2:0>		CNIS	<1:0>	0000
10F0	IPC6														U1IP<2:0>		U1IS-	<1:0>	
10-0	IFCO	15:0	_	_	_		I2C1IP<2:0>	•	12C1IS	S<1:0>	_	_	_		SPI3IP<2:0	>	SPI3IS	S<1:0>	0000
															I2C3IP<2:0	>	12C3IS	S<1:0>	
							U3IP<2:0>		U3IS-	<1:0>									
1100	IPC7	31:16	_	_	_		SPI2IP<2:0>	>	SPI2IS	S<1:0>	_	_	_	•	CMP2IP<2:0	>	CMP2I	S<1:0>	0000
							I2C4IP<2:0>		12C4IS										
		15:0		_	_		CMP1IP<2:0		CMP1I				_		PMPIP<2:0		PMPIS		0000
		31:16	_	_	_	F	RTCCIP<2:0	>	RTCCI	S<1:0>	_	_	_	I	FSCMIP<2:0		FSCMI	S<1:0>	0000
1110	IPC8														U2IP<2:0>		U2IS-		
		15:0	_	_	_		I2C2IP<2:0>	>	12C2IS	S<1:0>	_	_	_		SPI4IP<2:0		SPI4IS		0000
															I2C5IP<2:0		12C5IS		
1120	IPC9	31:16	_	_	_		DMA3IP<2:0		DMA3I		_	_	_		DMA2IP<2:0		DMA2I		0000
0	00	15:0	_	_	_		DMA1IP<2:0		DMA1I		_	_	_		DMA0IP<2:0		DMA0I		0000
1130	IPC10	31:16	_	_	_		MA7IP<2:0>		DMA7IS		_	_	_		MA6IP<2:0>		DMA6IS		0000
1100	11 0 10	15:0	_	_	_		MA5IP<2:0>		DMA5IS		_	_	_	D	MA4IP<2:0>	.(2)	DMA4IS	<1:0> ⁽²⁾	0000
1140	IPC11	31:16	_	_	_		AN2IP<2:0>		CAN2IS		_	_	_		CAN1IP<2:0		CAN1I		0000
1140	11 011	15:0	_	_	_		USBIP<2:0>	•	USBIS	<1:0>	_	_	_		FCEIP<2:0>	•	FCEIS	S<1:0>	0000
1150	IPC12	31:16	_	_	_		U5IP<2:0>		U5IS-	<1:0>	_	_	_		U6IP<2:0>		U6IS-	<1:0>	0000
1130	11 012	15:0	_	_	_		U4IP<2:0>		U4IS	<1:0>	_	_	_		ETHIP<2:0	•	ETHIS	S<1:0>	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- 2: This bit is unimplemented on PIC32MX764F128L device.
- 3: This register does not have associated CLR, SET, and INV registers.

TABL	.E 4-8	3:	TIMER1-TIMER5 REGISTER MAP ⁽¹⁾	

ess										В	its								"
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0600	T1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	110011	15:0	ON	FRZ	SIDL	TWDIS	TWIP	_	_	_	TGATE	_	TCKPS	S<1:0>	_	TSYNC	TCS	_	0000
0610	TMR1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0			1	1		1	1	TMR1	<15:0>				ı	1		ı	0000
0620	PR1	31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
		15:0								PR1<									FFFF
0800	T2CON	31:16	_		_	_	_	_	_			_		_			(2)	_	0000
		15:0	ON	FRZ	SIDL	_	_	_	_		TGATE		TCKPS<2:0>	•	T32	_	TCS ⁽²⁾	_	0000
0810	TMR2	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0								TMR2						1			0000
0820	PR2	31:16	_	_	_	_	_	_	_		-	_	_	_	_	_	_	_	0000
		15:0								PR2<									FFFF
0A00	T3CON	31:16	-	-	— —			_	_				——————————————————————————————————————	_	_	_	— ТСЅ ⁽²⁾	_	0000
		15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0>		_	_		_	0000
0A10	TMR3	31:16 15:0	_	_	_	_	_	_	_	TMR3	-15:0>	_	_	_	_	_	_	_	0000
-		31:16	_	l _	_	_	_		_	I IVIRG	-15.0>	_	_	_	_	_	_		0000
0A20	PR3	15:0	_	_		_	_		_	PR3<		_			_	_	_	_	FFFF
		31:16	_	_	_	_	_		_	—	_	_	_	_	_	_	_		0000
0C00	T4CON	15:0	ON	FRZ	SIDL						TGATE		TCKPS<2:0>		T32		TCS ⁽²⁾	_	0000
		31:16	_	—	—			_	_		-	_	TORT 0 12.0	_	-		_	_	0000
0C10	TMR4	15:0								TMR4									0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0C20	PR4	15:0								PR4<									FFFF
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E00	T5CON	15:0	ON	FRZ	SIDL	_	_	_	_	_	TGATE		TCKPS<2:0>		_	_	TCS ⁽²⁾	_	0000
-		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E10	TMR5	15:0								TMR5	<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0E20	PR5	15:0			ı	ı		ı		PR5<	15:0>					1			FFFF
Logond				n Decet			/-1 D /												

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on 64-pin devices.

TABLE 4-9: INPUT CAPTURE 1-INPUT CAPTURE 5 REGISTER MAP

ess		•								Bit	s								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	IC1CON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2000	IC ICON	15:0	ON	FRZ	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2010	IC1BUF	31:16 15:0								IC1BUF	<31:0>								xxxx
2200	IC2CON ⁽¹⁾	31:16	<u> </u>	1	_	_	_	_	_	1	_	_	_	_	_	_	_	_	0000
2200	ICZCON.	15:0	ON	FRZ	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2210	IC2BUF	31:16 15:0								IC2BUF	<31:0>								xxxx
2400	IC3CON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
2400	IC3CON ^(*)	15:0	ON	FRZ	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2410	IC3BUF	31:16 15:0								IC3BUF	<31:0>								xxxx
2600	IC4CON ⁽¹⁾	31:16	<u> </u>	1	_	_	_	_	_	1	_	_	_	_	_	_	_	_	0000
2000	IC4COIN.	15:0	ON	FRZ	SIDL	_	-	-	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2610	IC4BUF	31:16 15:0								IC4BUF	<31:0>								xxxx
2800	IC5CON ⁽¹⁾	31:16	<u> </u>	1	_	_	_	_	_	1	_	_	_	_	_	_	_	_	0000
2000	ICSCOIN,	15:0	ON	FRZ	SIDL	_	_	_	FEDGE	C32	ICTMR	ICI<	1:0>	ICOV	ICBNE		ICM<2:0>		0000
2810	IC5BUF	31:16 15:0								IC5BUF	<31:0>								xxxx

TABLE 4.40.	OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAP ⁽¹⁾
IABLE 4-10:	OUTPUT COMPARE 1-OUTPUT COMPARE 5 REGISTER MAPY

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3000	OC1CON	31:16 15:0	ON	— FRZ	— SIDL	_	_	_	_		_	_	— OC32	— OCFLT	— OCTSEL	_	OCM<2:0>	_	0000
3010	OC1R	31:16 15:0	<u> </u>		0.52					OC1R			0002	00.2.	00.022				xxxx
3020	OC1RS	31:16 15:0								OC1RS	<31:0>								xxxx
3200	OC2CON	31:16 15:0	ON	— —															
3210	OC2R	31:16 15:0			7.22					OC2R	<31:0>								xxxx
3220	OC2RS	31:16 15:0		OC2RS<31:0> xxxx xxxx															
3400	OC3CON	31:16 15:0	ON	— FRZ	- SIDL	-				_			— OC32	OCFLT	— OCTSEL	-	OCM<2:0>	_	0000
3410	OC3R	31:16 15:0	ON	TIVE	SIDE	_		_	_	OC3R		_	0032	OCILI	OCTOLL		OCIVI-2.02		xxxx
3420	OC3RS	31:16 15:0								OC3RS	s<31:0>								xxxx
3600	OC4CON	31:16	ON	— FRZ		_	_	_	_	_		_	_				-	_	0000
3610	OC4R	15:0 31:16 15:0	ON	FRZ	SIDL	_	_	_		OC4R	<u> </u>	_	OC32	OCFLT	OCTSEL		OCM<2:0>		0000 xxxx xxxx
3620	OC4RS	31:16 15:0								OC4RS	S<31:0>								xxxx
3800	OC5CON	31:16 15:0	ON																
3810	OC5R	31:16 15:0	···		0.52					OC5R				33.21	33.322		23 2.0		xxxx
3820	OC5RS	31:16 15:0								OC5RS	i<31:0>								xxxx

 $\textbf{Legend:} \qquad \qquad \\ \textbf{x} = \text{unknown value on Reset;} \\ \textbf{--} = \text{unimplemented, read as '0'}. \\ \textbf{Reset values are shown in hexadecimal.}$

TABLE 4-11: I2C1, I2C3, I2C4 AND I2C5 REGISTER MAP⁽¹⁾

sse										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5000	I2C3CON	31:16	_	_	_	_	_	_	_	_	_	_		_			_	-	0000
-		15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5010	I2C3STAT	31:16 15:0	— ACKSTAT	TRSTAT				BCL	GCSTAT	ADD10	- IWCOL	I2COV	D/A	<u> </u>		R/W	RBF	— TBF	0000
		31:16	ACKOTAT	INSTAL				_	—			12001	DIA _		<u> </u>	10///	—	—	0000
5020	I2C5DD	15:0											ADD:	<9:0>					0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5030	I2C3MSK	15:0	_	_	_	_	_						MSK-	<9:0>					0000
		31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
5040	I2C3BRG	15:0	_	_	_	_					Ва	ud Rate Ger	nerator Regis	ster					0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5050	I2C3TRN	15:0	_	_	_	_	_	_	_	_				Transmit	Register				0000
5000	I2C3RCV	31:16	_	_	_	_	_	-	_	-	-	_	_	_	_	_	_	_	0000
5060	12C3RCV	15:0	_	_	_	_	_	-	_	-			•	Receive	Register				0000
5400	I2C4CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5100	IZC4CON	15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5110	I2C4STAT	31:16	_	_	_	_	_	-	_			_	_	_	_	-	_	I	0000
3110	12043 IAI	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5120	I2C4ADD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3120	IZOTADD	15:0	_	_	_	_	_	_					ADD-	<9:0>					0000
5130	I2C4MSK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3130	IZOTIVIOR	15:0	_	_	_	_	_	_					MSK	<9:0>					0000
5140	I2C4BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0110	120 IBINO	15:0	_	_	_	_					Ва	ud Rate Ger	erator Regis	ster					0000
5150	I2C4TRN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00		15:0	_	_	_	_	_	_	_	_		•		Transmit	Register				0000
5160	I2C4RCV	31:16	_	_			_		_		_	_	_	_	_	_	_	_	0000
3100		15:0	_	_	_	_	_		_	_		1		Receive	Register		1		0000
5200	I2C5CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3200		15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5210	I2C5STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
52.0		15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT vn in hexade	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000

 $\textbf{Legend:} \qquad \qquad \textbf{x} = \text{unknown value on Reset;} \\ \textbf{—} = \text{unimplemented, read as '0'}. \\ \text{Reset values are shown in hexadecimal.}$

TΔRI F 4-11·	1201 1203	12C4 AND 12C5 REGISTER MAP(1)	(CONTINUED)
	1201.1203.	1204 AND 1203 NEGISTER MAC	

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5220	I2C5ADD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
OZZO	1200/100	15:0	_	_	_	_	_	_					ADD:	<9:0>					0000
5230	I2C5MSK	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3230	1200101010	15:0	_	_	_	_	_	_					MSK	<9:0>					0000
5240	I2C5BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0210	IZOODIKO	15:0	_	_	_	_					Ва	ud Rate Ger	erator Regis	ster		•			0000
5250	I2C5TRN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	120011111	15:0	_	_	_	_	_	_	_	_				Transmit	Register	•			0000
5260	I2C5RCV	31:16	_	_		_				_		_	_	_	_	_	_	_	0000
		15:0	_	_	_	_	_	_	_	_		1		Receive	Register	1		1	0000
5300	I2C1CON	31:16	_	_	_	_	_	_	_	_	_	_	_		_	_		_	0000
		15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
5310	I2C1STAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5320	I2C3DD	31:16	_	_	_	_	_	_	_	_	_	_			_	_	_	_	0000
		15:0	_	_	_	_							ADD	<9:0>					0000
5330	I2C1MSK	31:16	_	_	_	_			_	_		_			_	_	_	_	0000
		15:0			_	_		_					MSK	<9:0>					0000
5340	I2C1BRG	31:16	_	_	_	_	_	_	_	_		<u> </u>			_	_	_	_	0000
		15:0		_	_	_					Ва	ud Rate Ger	erator Regis						0000
5350	I2C1TRN	31:16	_	_		_	_		_	_	_	_	_	— Tanana ana it	Danister.	_		_	0000
-		15:0	_	_	_	_	_	_	_	_				Transmit					0000
5360	I2C1RCV	31:16 15:0	_	_		_	_		_	_	_	_	_	— Donoivo	— Decistor	_	_	_	0000
Logona			— P						m in boyada					Receive	Register				0000

TABLE 4-12: I2C2 REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

							Bits												
ess										Bi	its								ω,
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	I2C2CON	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
5400	12C2CON	15:0	ON	FRZ	SIDL	SCLREL	STRICT	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
F440	IOCOCTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5410	I2C2STAT	15:0	ACKSTAT	TRSTAT	_	_	_	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF	0000
5420	I2C4DD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5420	120400	15:0	_	_	_	_	_	_					ADD-	<9:0>					0000
E420	I2C2MSK	31:16	_	_	_	_	-	-	_	-	-	_	_	_	_	_	_	_	0000
5430	IZCZIVISK	15:0	_	_	_	_	_	_					MSK	<9:0>					0000
E440	I2C2BRG	31:16	_	_	_	_	_	1	_		_	_	_	_	_	_	_	_	0000
5440	IZCZBRG	15:0	_	_	_	_					Ba	ud Rate Ger	nerator Regis	ster					0000
5450	I2C2TRN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5450	IZUZ I RIN	15:0	_	_	_	_	_	_	_	_				Transmit	Register				0000
5460	I2C2RCV	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5460	IZUZRUV	15:0	_	_	_	_	_	_	_	_				Receive	Register				0000

TABLE 4-13: UART1 THROUGH UART6 REGISTER MAP

SSS		_								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6000	U1MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_		_	_	_		_	_	0000
0000	O TWODE.	15:0	ON	FRZ	SIDL	IREN	RTSMD	_	UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6010	U1STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF	2<7:0>				0000
0010	OTOTA	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6020	U1TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0020	01174120	15:0		_	_	_	_			TX8		1	ı	Transmit	Register	1	1	ı	0000
6030	U1RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
-	0.1.0.1.20	15:0	_	_	_	_	_	_	_	RX8		•		Receive	Register	•			0000
6040	U1BRG ⁽¹⁾	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0010	OIBIG	15:0		•	•					BRG<	15:0>	•				•			0000
6200	U4MODE ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200	0022	15:0	ON	FRZ	SIDL	IREN	_			_	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6210	U4STA ⁽¹⁾	31:16	_	_	_	_	_	_	_	ADM_EN				ADDF					0000
02.0	0.0	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6220	U4TXREG	31:16		_	_	_	_			_		_	_	_	_	_	_	_	0000
0220	011741420	15:0		_	_	_	_			TX8		1	ı	Transmit	Register	1	1	ı	0000
6230	U4RXREG	31:16		_	_	_	_			_		_	_	_	_	_	_	_	0000
		15:0		_	_	_	_			RX8		1	1	Receive	Register	1	1	1	0000
6240	U4BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0		1	1	1	1			BRG<	15:0>	1	ı	1		1	1	ı	0000
6400	U3MODE ⁽¹⁾	31:16	_	_	_	_	_		_	_	_	_	_	_	_	_	_	_	0000
		15:0	ON	FRZ	SIDL	IREN	RTSMD		UEN	<1:0>	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6410	U3STA ⁽¹⁾	31:16		_	_	_	_	_	_	ADM_EN			1	ADDF		ı	1	ı	0000
		15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6420	U3TXREG	31:16		_	_	_	_			_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_			TX8		1	ı	Transmit	Register	1	1	ı	0000
6430	U3RXREG	31:16		_	_	_	_			_	_	_	_	_	_	_	_	_	0000
		15:0		_	_	_	_			RX8		1	ı	Receive	Register	1	1	ı	0000
6440	U3BRG ⁽¹⁾	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
	-	15:0		1	1	1				BRG<	15:0>	1	ı	1		1	1	ı	0000
6600	U6MODE ⁽¹⁾	31:16		_	_	_	_			_		_	_	_	_	_	_	_	0000
		15:0	ON	FRZ	SIDL	IREN	_		_	_	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSE	L<1:0>	STSEL	0000
6610	U6STA ⁽¹⁾	31:16		_	_	_	_	_	_	ADM_EN			1	ADDF		1	1	1	0000
55.0	300	15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
6620	U6TXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
Legen		15:0		_	_	_	Peset valu	_	_	TX8				Transmit	Register				0000

TABLE 4-13: UART1 THROUGH UART6 REGISTER MAP (CONTINUED)

ess		•		- - - - - - - - - -																		
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets			
6630	U6RXREG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000			
0000		15:0	_	_	_	_	_	_	_	RX8				Receive	Register				0000			
6640	U6BRG ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000			
0040	OODING	15:0								BRG<	:15:0>								0000			
6800	U2MODE ⁽¹⁾	31:16	_					_		_	_	_				_			0000			
0000		15:0	ON	ADM_EN ADDR<7:0> 0000																		
6810	U2STA ⁽¹⁾	31:16														ı	1	T.	+			
		15:0	UTXISE	EL<1:0>	UTXINV	URXEN	UTXBRK	UTXEN	UTXBF	TRMT	URXISE	EL<1:0>	ADDEN	RIDLE		FERR	OERR		0110			
6820	U2TXREG	31:16	_	_	_	_	_	_	_		_	_	_			_	_	_	_			
		15:0		_	_	_	_	_						Transmit	_				_			
6830	U2RXREG	31:16									_	_	_			_	_	_	_			
-		15:0																	-			
6840	U2BRG ⁽¹⁾	31:16		_	_	_	_	_	_			_	_	_	_	_	_	_	_			
		15:0								BRG<	:15:0>								0000			
6A00	U5MODE ⁽¹⁾	31:16	ON	FRZ	SIDL	 IREN	_	_		_	— WAKE						-		0000			
		15:0	ON		_		_	_	_	ADM EN	WAKE	LPBACK	ABAUD			PDSE	L<1:0>	SISEL	_			
6A10	U5STA ⁽¹⁾	31:16 15:0	UTXISE		UTXINV	URXEN	UTXBRK	UTXEN	— UTXBF	TRMT	LIDVICE	EL<1:0>	ADDEN			LEDD	OEDD	LIDVDA	_			
		31:16	UINISE		UTAINV	URAEN —	UIABRK	UIXEN	— —	- IRIVII	URAISI	L\1.0>							_			
6A20	U5TXREG	15:0		_						TX8	_	_				_		_				
		31:16		_	_					1/0	_	_	_	1101151111	- Legistei	_	_	_	0000			
6A30	U5RXREG	15:0								RX8				Receive	Register				0000			
		31:16								-	_	_										
6A40	U5BRG ⁽¹⁾	15:0								BRG<	:15:0>								0000			
Logon		بنب							ın in hovada										3000			

 $\textbf{Legend:} \qquad \qquad x = \text{unknown value on Reset;} \\ \textbf{--} = \text{unimplemented, read as `0'}. \\ \textbf{Reset values are shown in hexadecimal.}$

TABLE 4-14 :	SPI2, SPI3 AND SPI4 REGISTER MAP ⁽¹⁾)
---------------------	---	---

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
5800	SPI3CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>	_	_	_	_	_		SPIFE	ENHBUF	0000
3600	SFISCON	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	STXISE	L<1:0>	SRXISI	EL<1:0>	0000
E010	SPI3STAT	31:16		_	-		RX	BUFELM<4	:0>			_	_		TX	BUFELM<4	:0>		0000
5610	31 133 IAI	15:0	_	_	_	_	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	8000
5820	SPI3BUF	31:16 15:0								DATA<	:31:0>								0000
E000	SPI3BRG	31:16	_	_		_	_	I	_	1	-	_	_	-	_	1	_	_	0000
5830	SPISERG	15:0	_	_	1	_	_	ı	_					BRG<8:0>					0000
5A00	SPI2CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>		_	_		_		SPIFE	ENHBUF	0000
5A00	31 12CON	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	STXISE	L<1:0>	SRXISI	EL<1:0>	0000
5410	SPI2STAT	31:16	_	_	_			BUFELM<4	:0>			_	_			BUFELM<4			0000
JA 10		15:0	_	_	_	_	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	8000
5A20	SPI2BUF	31:16 15:0								DATA<	:31:0>								0000
5A30	SPI2BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5A30	SFIZBRG	15:0		_	_	_	_	_	_					BRG<8:0>					0000
5C00	SPI4CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0			_	_		_	_	SPIFE	ENHBUF	0000
5000	01 140014	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN	_	STXISE	L<1:0>	SRXISI	EL<1:0>	0000
5C10	SPI4STAT	31:16		_				BUFELM<4	:0>		_	_	_			BUFELM<4		1	0000
3010	0	15:0	_	_	_	_	SPIBUSY	_	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	8000
5C20	SPI4BUF	31:16 15:0								DATA<	:31:0>								0000
5000	SPI4BRG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5C30	SP14BKG	15:0	_	_		_			_					BRG<8:0>					0000

TABLE 4-15: SPI1 REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

				1/071 12		<u> </u>	0. 2002	.,		· · · ·		<u> </u>	<u> </u>						
ess										Bi	ts								,
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
EE00	SPI1CON	31:16	FRMEN	FRMSYNC	FRMPOL	MSSEN	FRMSYPW	F	RMCNT<2:0	>	_	_	_	_	_	_	SPIFE	ENHBUF	0000
3E00	SPITCON	15:0	ON	FRZ	SIDL	DISSDO	MODE32	MODE16	SMP	CKE	SSEN	CKP	MSTEN		STXISE	L<1:0>	SRXISE	EL<1:0>	0000
EE10	SPI1STAT	31:16	_	_	_	DISSDO MODE32 MODE16 SMP CKE SSEN CKP MSTEN - STXISEL<1:0> SRXISEL<1:0> 00 CKP STXISEL<1:0> O0 CKP CKP										0000			
3E10	SPITSTAL	15:0	_	-	_	_	SPIBUSY	-	_	SPITUR	SRMT	SPIROV	SPIRBE	_	SPITBE	_	SPITBF	SPIRBF	8000
5500	CDIADUE	31:16								DATA	-21.05								0000
5E20	SPI1BUF	15:0								DATA<	31:0>								0000
5500	CDIADDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5⊑30	SPI1BRG	15:0	_	_	_	_	_	_	_					BRG<8:0>					0000

TABLE 4	-16.	ADC REGISTER MAP
	-10.	ADD INCUISION MIAI

ess		0																·o	
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	AD1CON1 ⁽¹⁾	31:16	_			_			_										0000
		15:0	ON		SIDL	_			FORM<2:0>					CLRASAM			SAMP	DONE	0000
9010	AD1CON2 ⁽¹⁾	31:16 15:0	VCFG2		VCEG0			CSCNA					_	SMDI		_	BLIEM	ALTS	0000
	40	31:16	— — — — — — — — — — — — — — — — — — —										_			_			0000
9020	AD1CON3 ⁽¹⁾	15:0	ADRC		_			SAMC<4:0>						ADCS					0000
0040	AD1CHS ⁽¹⁾	31:16	CH0NB	_	_	_		CH0SE	3<3:0>		CH0NA	_	_	_		CH0S	A<3:0>		0000
9040	ADTCH5(1)	15:0	_	_	-	_		_	_	_	_	-	_	_	-	_	_	_	0000
9060	AD1PCFG ⁽¹⁾	31:16	_																0000
		15:0	PCFG15	PCFG14	- -														
9050	AD1CSSL ⁽¹⁾	31:16	CSSL15		CSSL13 CSSL12 CSSL11 CSSL10 CSSL9 CSSL8 CSSL7 CSSL6 CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000														
		15:0 31:16	CSSL15	CSSL14															
9070	ADC1BUF0	15:0			ADC Result Word 0 (ADC1BUF0<31:0>) 0000 0000 0000													-	
		31:16			ADC Result Word 0 (ADC1BUF0<31:0>) ADC Result Word 1 (ADC1BUF1<31:0>) 0000														
9080	ADC1BUF1	15:0			ADC Result Word 0 (ADC1BUF0<31:0>) ADC Result Word 1 (ADC1BUF1<31:0>) O000 0000													0000	
9090	ADC1BUF2	31:16			SL14 CSSL13 CSSL12 CSSL11 CSSL10 CSSL9 CSSL8 CSSL7 CSSL6 CSSL5 CSSL4 CSSL3 CSSL2 CSSL1 CSSL0 0000 ADC Result Word 0 (ADC1BUF0<31:0>) ADC Result Word 1 (ADC1BUF1<31:0>) ADC Result Word 2 (ADC1BUF2<31:0>) ADC Result Word 2 (ADC1BUF2<31:0>)													0000	
9090	ADC IBUF2	15:0			ADC Result Word 1 (ADC1BUF1<31:0>) ADC Result Word 2 (ADC1BUF2<31:0>) ADC Result Word 2 (ADC1BUF2<31:0>) ADC Result Word 3 (ADC1BUF2<31:0>)													0000	
90A0	ADC1BUF3	31:16																0000	
		15:0																	
90B0	ADC1BUF4	31:16 15:0							ADC Re	esult Word 4	(ADC1BUF4	<31:0>)							
		31:16																	0000
90C0	ADC1BUF5	15:0							ADC Re	esult Word 5	(ADC1BUF5	i<31:0>)							0000
		31:16																	0000
90D0	ADC1BUF6	15:0							ADC Re	esult Word 6	(ADC1BUF6	6<31:0>)							0000
90E0	ADC1BUF7	31:16							ADC Be	eult Word 7	(ADC1BLIE7	'<31·0>\							0000
90⊑0	ADC IBOF7	15:0							ADC RE	sout word 7	(ADC1BOF7	<31.02)							0000
90F0	ADC1BUF8	31:16							ADC Re	esult Word 8	(ADC1BUF8	3<31:0>)							0000
		15:0																	0000
9100	ADC1BUF9	31:16 15:0							ADC Re	esult Word 9	(ADC1BUF9	>(31:0>)							0000
-		31:16																	0000
9110	ADC1BUFA	15:0							ADC Re	sult Word A	(ADC1BUFA	< 31:0>)							0000
0120	ADC1BUED	31:16							ADC D-	oult Mord D	(ADC1BLIEF	2-21-0-1							0000
9120	ADC1BUFB	15:0				d rood oo '				esult Word B	(ADC.IROLE	5<31:U>)							0000

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

PIC32MX5XX/6XX/7XX

TABLE 4-16: ADC REGISTER MAP (CONTINUED)

ess		ө								В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0130	ADC1BUFC	31:16							ADC Pa	eult Word C	(ADC1BUF	^<31.0>)							0000
3130	ADC IBOI C	15:0							ADC NE	Suit Word C	(ADC IDOI (3 (31.02)							0000
0140	ADC1BUFD	31:16							ADC Bo	cult Word D	(ADC1BUFI	7~21:0~1							0000
9140	ADCIBULD	15:0							ADC Re	Suit Word D	(ADC IBUFL	(۱.۵۶ د							0000
0150	ADC1BUFE	31:16							ADC Bo	oult Mord F	(ADC1BUFE	-21:0>)							0000
9150	ADCIBUFE	15:0							ADC RE	Suit Word E	(ADC IBUFE	=<31.0>)							0000
0160	ADC1BUFF	31:16							ADC Do	oult Mord F	(ADC1BUFF	-21:0>)							0000
9160	ADCIBUFF	15:0							ADC RE	Suit Word F	(ADC IBUFI	-<31.02)							0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-17:	$DM\Delta$	GI ORAI	REGISTER	MAP

ess		9								Ві	ts								"
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2000	DMACON ⁽¹⁾	31:16	_	_	_	_	_		_	_		_	_	_	_	_	_	_	0000
3000	DIVIACON /	15:0	ON	FRZ	_	SUSPEND	DMABUSY		_	_		_	_	_	_	_	_	_	0000
2040	DMASTAT	31:16	_	_	_	_	_		_	_		_	_	_	_	_	_		0000
3010	DIMASTAT	15:0	_	_	_	_	_	_	_	_	_	_	_	_	RDWR	D	MACH<2:0>	(2)	0000
3030	DMAADDR	31:16	•					•		DMAADE	ID-21:0>							•	0000
3020	DIVIAADDK	15:0								DIVIAADL	·K~31.02								0000

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMACH<3> bit is not available on PIC32MX534/564/664/764 devices.

TABLE 4-18: DMA CRC REGISTER MAP(1)

ess										Ві	ts								S.
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
2020	DCRCCON	31:16	_	_	BYTO	<1:0>	WBO	_	_	BITO	_	_	_	_	_	_	_	_	0000
3030	DCRCCON	15:0	_	_	_			PLEN<4:0>			CRCEN	CRCAPP	CRCTYP	_	_	C	CRCCH<2:0>	>	0000
2040	DCRCDATA	31:16								DCRCDA	TA < 21:0 >								0000
3040	DUNUDAIA	15:0								DCRCDA	IA<31.0>								0000
2050	DCRCXOR	31:16	•	•						DCRCXC	ND-21:05			•				•	0000
3030	DCRCXOR	15:0								DCRCXC	JK<31.0>								0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

© 2009-2011 Microchip Technology Inc.

TABLE 4-19:	DMA CHANNELS 0-7 REGISTER MAP ^(1,2)
--------------------	--

ess		•								Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	DCH0CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000		15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
3070	DCH0ECON	31:16	_	_	_	_	_	_	_	_		1	ı		Q<7:0>		ı	1	OOFF
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3080	DCH0INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3090	DCH0SSA	31:16 15:0								CHSSA	A<31:0>								0000
2040	DCH0DSA	31:16		CHDSA<31:0>															0000
30A0	DCHUDSA	15:0																	0000
30B0	DCH0SSIZ	31:16	_	-	_	_	1	_	_	_	_	_	_	_	_	_	_	_	0000
3000	DCH033IZ	15:0								CHSSIZ	Z<15:0>								0000
30C0	DCH0DSIZ	31:16	_	-	_	_	ı	_	_	_	_	_	_	_	_	_	_	_	0000
3000	DCHODSIZ	15:0								CHDSIZ	Z<15:0>								0000
30D0	DCH0SPTR	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000
3000	DCHOSFIK	15:0								CHSPTI	R<15:0>								0000
30E0	DCH0DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
JOLO	DOITODI TIX	15:0								CHDPT	R<15:0>								0000
30F0	DCH0CSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
001 0		15:0								CHCSIZ	Z<15:0>								0000
3100	DCH0CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	0000
0100	DOTTOOT TIX	15:0						•		CHCPT	R<15:0>	•					•	•	0000
3110	DCH0DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
00		15:0			_	_		_	_			1	1	CHPDA	\T<7:0>	ı	1	1	0000
3120	DCH1CON	31:16	_		_	_		_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	CHBUSY		_	_		_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
3130	DCH1ECON	31:16	_	_	_	_	_	_	_	_		1	1		Q<7:0>	ı	1		OOFF
		15:0			ı	CHSIR	Q<7:0>	1	ı		CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
3140	DCH1INT	31:16			_	_		_	_		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3150	DCH1SSA	31:16 15:0								CHSSA	A<31:0>								0000
3160	DCH1DSA	31:16 15:0								CHDSA	A<31:0>								0000
0.470	D 01 14 0 0 : =	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3170	DCH1SSIZ	15:0								CHSSIZ	Z<15:0>								0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

^{2:} DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.

TAB	LE 4-19:	D	МА СН	ANNELS	S 0-7 RE	GISTE	R MAP ⁽	^{1,2)} (COI	NTINUE	D)
ess		Ð								
\ddr 8_#)	ster me	ange								

sse										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
3180	DCH1DSIZ	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3100		15:0								CHDSIZ	Z<15:0>								0000
3190	DCH1SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0.00		15:0			1		1	1	1	CHSPT	R<15:0>		1	1	1			1	0000
31A0	DCH1DPTR	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0								CHDPT	R<15:0>	1				1	1		0000
31B0	DCH1CSIZ	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0								CHCSIZ									0000
31C0	DCH1CPTR	31:16 15:0	_	_	_	_	_	_	_	CHCPT	D<15:0>	_	_	_	_	_	_	_	0000
		31:16	_	_	_	_	_	_	_		K<15.0>	_	_	_	_	_	I _	_	0000
31D0	DCH1DAT	15:0			_		_			_	_	_	_	CHPD/		_		_	0000
		31:16			_						_	_	_	— OIII D/	_	_	_	_	0000
31E0	DCH2CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
		31:16	_	_	_	_	_	_	_	_	O. I.L.	0.0.0	0	CHAIR		OTTEDE!	0		OOFF
31F0	DCH2ECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
2000	DOLLOUIT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3200	DCH2INT	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
2210	DCH2SSA	31:16								CHSSA	V-21:0>								0000
3210	DCHZSSA	15:0								CHSSF	4<31.0>								0000
3220	DCH2DSA	31:16								CHDSA	\<31.0>								0000
3220		15:0								CHDO									0000
3230	DCH2SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0200		15:0			1	1	1	1	1	CHSSIZ	Z<15:0>		1	1	1			1	0000
3240	DCH2DSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHDSIZ									0000
3250	DCH2SPTR	31:16	_	_	_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0								CHSPT									0000
3260	DCH2DPTR	31:16 15:0	_	_	_	_	_	_	_	CHDPT	D<15:0>	_	_	_	_	_	_	_	0000
		31:16	_						_	CHDPT	R<15:0>	_							0000
3270	DCH2CSIZ	15:0	_	_	_	_	_	_	_	CHCSI		_	_	_	_	_	_	_	0000
										CHOSIA									
3280	DCH2CPTR	31:16	_	_	_	_	_	_	_	011057	— D :45:0:	_	_	_	_	_	_	_	0000
		15:0								CHCPT	K<15:0>								0000

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1:

PIC32MX5XX/6XX/7XX

DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.

DS61156G-page 90

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP^(1,2) (CONTINUED)

sse										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
2200	DCH2DAT	31:16	_	1	_		_		_	_		_	_	_	_	_	_	_	0000
3290	DCHZDAI	15:0	_	_	_	_	_	_	_	_				CHPDA	AT<7:0>				0000
32A0	DCH3CON	31:16	_	1	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
02/10	Donocon	15:0	CHBUSY		_	_	_		_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
32B0	DCH3ECON	31:16	_	_	_	_	_	_	_	_		1	1		:Q<7:0>			1	OOFF
		15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN				FF00
32C0	DCH3INT	31:16			_				_		CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
32D0	DCH3SSA	31:16 15:0								CHSSA	N<31:0>								0000
		31:16																	0000
32E0	DCH3DSA	15:0								CHDSA	A<31:0>								0000
0050	DOLLOGO17	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
32F0	DCH3SSIZ	15:0					•		•	CHSSIZ	Z<15:0>	•			•	•	•		0000
2200	DCUSDCIZ	31:16	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	DCH3DSIZ	15:0								CHDSIZ	Z<15:0>								0000
3310	DCH3SPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0010	DOTIOOT TIX	15:0			1				ı	CHSPT	R<15:0>	ı	ı	ı	1	1	1	ı	0000
3320	DCH3DPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0			1		1		1	CHDPT	R<15:0>	1	ı	ı				ı	0000
3330	DCH3CSIZ	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
		15:0								CHCSIZ			ı	ı	1	1	1		0000
3340	DCH3CPTR	31:16	_	_	_	_	_	_	_		— D :45:0:	_	_	_	_	_	_	_	0000
		15:0								CHCPT									0000
3350	DCH3DAT	31:16 15:0	_		_				_	_	_	_	_	CHBD/	AT<7:0>	_	_	_	0000
		31:16			_					_	_	_	_		-	_		_	0000
3360	DCH4CON	15:0	CHBUSY		_					CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
		31:16	_	_	_	_	_	_	_	_	OHEN	OTIVED	OHOHIV		!Q<7:0>	OHEBET	01111		OOFF
3370	DCH4ECON	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
0000	DOLLAINE	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3380	DCH4INT	15:0		1	_	_	_	1	_		CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3390	DCH4SSA	31:16								CHSS/	<31:0>								0000
3390	DCH433A	CHSSA<31:0> 0000																	
33A0	DCH4DSA	31:16	CHDSAZ31:0S																
30, .0		15:0	CHDSA<31·0>																

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

^{2:} DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.

_
DS6
115
õ
age
91

IABLE 4-13. DIVIA CHANNELS U-7 REGISTER WAP' / (CONTINUED)	TABLE 4-19 :	DMA CHANNELS 0-7 REGISTER MAP ^(1,2) (CONTINUED)
--	---------------------	--

ess										Ві	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
33B0	DCH4SSIZ	31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_	_	0000
0020	B 0111001E	15:0								CHSSI	Z15:0>								0000
33C0	DCH4DSIZ	31:16	_		_	_	_	_	_	— — — — — — — — — — — — — — — — — — —	7 :45:0:	_	_	_	_	_	_	_	0000
		15:0 31:16	_							CHDSIZ	2<15:0>	_					_	I _	0000
33D0	DCH4SPTR	15:0	_		_		_	_	_	CHSPTI	R<15:0>	_	_	<u>—</u>	_	_	_	_	0000
		31:16	_	_	_	_	_	_	_		_	_	_	_	_	_	_	_	0000
33E0	DCH4DPTR	15:0								CHDPT	R<15:0>								0000
	DOLL40017	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
33F0	DCH4CSIZ	15:0	•			•		•		CHCSIZ	Z<15:0>						•	•	0000
3400	DCH4CPTR	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
3400	DOI1401 TIX	15:0								CHCPT	R<15:0>								0000
3410	DCH4DAT	31:16	_		_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0		15:0	_		_	_	_	_	_	_				CHPDA	\T<7:0>				0000
3420	DCH5CON	31:16 15:0	— CHBUSY		_	_	_	_	_	CHCHNS	— CHEN	CHAED	CHCHN	CHAEN	_	CHEDET		— 	0000
		31:16				_	_			- CHCHINS	CHEN	CHAED	CHCHN		Q<7:0>	CHEDET	CHER	(1.02	0000 00FF
3430	DCH5ECON	15:0				CHSIR				_	CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
		31:16	_		_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
3440	DCH5INT	15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3450	DCH5SSA	31:16 15:0								CHSSA	\<31:0>								0000
3460	DCH5DSA	31:16 15:0								CHDSA	\<31:0>								0000
3470	DCH5SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3470	DOITIOGOLE	15:0			1	I	1	I		CHSSIZ	Z<15:0>	1		1	1	1	I		0000
3480	DCH5DSIZ	31:16	_		_	_	_	_	_			_	_	_	_	_	_	_	0000
		15:0								CHDSIZ									0000
3490	DCH5SPTR	31:16 15:0	_		_	_	_	_	_	CHSPTI	— P<15:0>	— ·	_	_	_	_	_	_	0000
		31:16	_		_	_	_	_	_		- -	_	_	_	_	_	_	l –	0000
34A0	DCH5DPTR	15:0								CHDPT	R<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
34B0	DCH5CSIZ	15:0								CHCSIZ	Z<15:0>								0000
34C0	DCH5CPTR	31:16	_	_			_	_	_	_		_		_	_	_	_	_	0000
3400	DOUDOLIK	15:0								CHCPT	R<15:0>		-				-		0000

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

PIC32MX5XX/6XX/7XX

DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices. 2:

DS61156G-page 92

TABLE 4-19: DMA CHANNELS 0-7 REGISTER MAP^(1,2) (CONTINUED)

ess		0								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
34D0	DCH5DAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	_	_	_	_		_	_	_				CHPDA	\T<7:0>				0000
34E0	DCH6CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0	CHBUSY			_		_		CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
34F0	DCH6ECON	31:16	_	_	_			_	_	_	050005	CARORE	DATEN		Q<7:0>				OOFF
		15:0				CHSIR					CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	-	-		FF00
3500	DCH6INT	31:16	_			_	_	_		_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
3510	DCH6SSA	31:16								CHSSA	<31:0>								0000
		15:0 31:16																	0000
3520	DCH6DSA	15:0								CHDSA	N<31:0>								0000
		31:16	_	_	_		_	_	_		_	_	_		_	_	_		0000
3530	DCH6SSIZ	15:0								CHSSIZ			_	_	_		_		0000
		31:16		_	_	_	_	_	_			_	_	_	_	_	_	_	0000
3540	DCH6DSIZ	15:0								CHDSI									0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3550	DCH6SPTR	15:0								CHSPT	R<15:0>								0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3560	DCH6DPTR	15:0								CHDPT	R<15:0>								0000
0.550	DOLLOGO17	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3570	DCH6CSIZ	15:0		•	•				•	CHCSIZ	Z<15:0>		•			•	•		0000
2500	DCH6CPTR	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3580	DCH6CPTR	15:0								CHCPT	R<15:0>								0000
3590	DCH6DAT	31:16		_	_	_	1	_	_	_	_	_	_	_	_	_	_	_	0000
3590	DCHODAI	15:0	-	_	_	_	ı	_	_	_				CHPDA	\T<7:0>				0000
35A0	DCH7CON	31:16	_	_	_	_	-	_	_	_	_	_	_	_	_	_	_	_	0000
33A0	DCH/CON	15:0	CHBUSY	_	_	_	_	_	_	CHCHNS	CHEN	CHAED	CHCHN	CHAEN	_	CHEDET	CHPR	!<1:0>	0000
35B0	DCH7ECON	31:16	_	_	_	_	_	_	_	_				CHAIR	Q<7:0>				OOFF
ООВО	DOINEOUN	15:0				CHSIR	Q<7:0>				CFORCE	CABORT	PATEN	SIRQEN	AIRQEN	_	_	_	FF00
35C0	DCH7INT	31:16	_	_	_	_	_	_	_	_	CHSDIE	CHSHIE	CHDDIE	CHDHIE	CHBCIE	CHCCIE	CHTAIE	CHERIE	0000
		15:0	_	_	_	_	_	_	_	_	CHSDIF	CHSHIF	CHDDIF	CHDHIF	CHBCIF	CHCCIF	CHTAIF	CHERIF	0000
35D0	DCH7SSA	31:16								CHSSA	\<31:0>								0000
		15:0																	0000
35E0	DCH7DSA	31:16								CHDSA	\<31:0>								0000
Legen		15:0						ues are shov											0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

^{2:} DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.

TΔRI F 4-19·	DMA CHANNELS 0-7 F	REGISTER MAP ^(1,2)	(CONTINUED)
IMDLL 4-13.	DIVIA CHANNELS U-1 I	VEGIO I EIV IVIAE	

ess										В	its								un un
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
35F0	DCH7SSIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0								CHSSIZ	Z<15:0>								0000
2600	DCH7DSIZ	31:16	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	_	0000
3600	DCH/DSIZ	15:0								CHDSI	Z<15:0>								0000
2610	DCH7SPTR	31:16	1	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3610	DCH/3PTK	15:0								CHSPT	R<15:0>								0000
2620	DCH7DPTR	31:16	1	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3020	DCH/DPTK	15:0								CHDPT	R<15:0>								0000
2020	DOLIZOGIZ	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3630	DCH7CSIZ	15:0								CHCSIZ	Z<15:0>								0000
0040	DOUZODED	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3040	DCH7CPTR	15:0								CHCPT	R<15:0>	•			•		•		0000
2050	DOUZDAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3650	DCH7DAT	15:0	_	_	_	_		_	_			•		CHPDA	\T<7:0>		•		0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: DMA channels 4-7 are note available on PIC32MX534/564/664/764 devices.

TABLE 4-20: COMPARATOR REGISTER MAP⁽¹⁾

ess		9								Bi	ts								6
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
4000	CM1CON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
A000	CWITCON	15:0	ON	COE	CPOL	_	_	_	_	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH	<1:0>	00C3
A010	CM2CON	31:16	-	_	-	ı	_	_	-	ı	-	_	_	-	_	-	_	_	0000
AUTU	CIVIZCON	15:0	ON	COE	CPOL	ı	-	_	ı	COUT	EVPO	L<1:0>	-	CREF	ı	1	CCH	<1:0>	00C3
4060	CMSTAT	31:16	-	_	-	ı	_	_	-	ı	-	_	_	-	_	-	_	_	0000
A000	CIVISTAT	15:0	_	FRZ	SIDL	-	_	_	_	-	_	_	_	_	_	_	C2OUT	C10UT	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-21: COMPARATOR VOLTAGE REFERENCE REGISTER MAP⁽¹⁾

ess		Ф								Bits									"
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	CVRCON	31:16		_	_	_	_	_	_	_		_	_	_	_	_	_		0000
9600	CVRCON	15:0	ON	_	_	_	_	VREFSEL(2)	BGSEL	<1:0> ⁽²⁾	_	CVROE	CVRR	CVRSS		CVR<	3:0>		0100

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: These bits are not available on PIC32MX575/675/695/775 devices. On these devices, reset value for CVRCON is 0000.

DS
31.5
56G
-pag
e 95
٠.

TABLE 4-22:	FI ASI	1 CONTROLI	FR R	FGISTFR	$M\Delta P$
IAULL 7-66.	ILAUI	I CONTINUE			

ess		•								Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E400	NVMCON ⁽¹⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F400	INVIVICOIN /	15:0	WR	WREN	WRERR	LVDERR	LVDSTAT	_	_	_	1	_	_	_		NVMO	P<3:0>		0000
F410	NVMKEY	31:16								NVMKE	/<31·0>								0000
1410	INVIVINCE	15:0								INVIVIL	1 ~ 0 1.0 ~								0000
F420	NVMADDR ⁽¹⁾	31:16								NVMADE	R<31·0>								0000
1 420	ITTIMADDIT	15:0								INVIVIADE	11.05								0000
E430	NVMDATA	31:16								NVMDAT	·Λ<31·0>								0000
1 430	NVINDAIA	15:0								INVIVIDAI	A-01.02								0000
F440	NVMSRC	31:16								NVMSRCAI	DD-21·0>								0000
F440	ADDR	15:0								INVIVISACAI	∠0.1 כ~חטכ								0000

This register has corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

SYSTEM CONTROL REGISTER MAP(1,2) **TABLE 4-23:**

170	LE 4-23			00		GIOIEN													
ess										В	its								(3)
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
E000	OSCCON	31:16	I	I															0000
F000	USCCON	15:0	-		— PLLODIV<2:0> FRCDIV<2:0> — SOSCRDY — PBDIV<1:0> PLLMULT<2:0> COSC<2:0> — NOSC<2:0> CLKLOCK ULOCK SLOCK SLPEN CF UFRCEN SOSCEN OSWEN													0000	
F010	OSCTUN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F010	OSCIUN	15:0	_	_	_	_	_	_	_	_	_	_			TUN	<5:0>			0000
0000	WDTCON	31:16			_	_	_	-	_	_	_	_	_		_	_	_		0000
0000	WDTCON	15:0	ON	_	_	_	_	_	_	_	_		S	WDTPS<4:0)>		_	WDTCLR	0000
F600	RCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F600	RCON	15:0	1	_	_	-	_	-	CMR	VREGS	EXTR	SWR	-	WDTO	SLEEP	IDLE	BOR	POR	0000
F610	RSWRST	31:16	1	_	_	-	_	-	_	_	_	_	-	1	_	_	_	_	0000
F010	ROWROI	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SWRST	0000
F000	CVCKEV	31:16								SVSKE	Y<31:0>								0000
F230	SYSKEY	15:0								SISKE	1 \ 31.0 >								0000

PIC32MX5XX/6XX/7XX

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more Note 1:

Reset values are dependent on the DEVCFGx Configuration bits and the type of Reset.

TABLE 4-24: PORTA REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX7675F512L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

					,			_,			, (1 1D 1 1)								
ess		ø								Ві	its								vo
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
0000	TRISA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6000	TRISA	15:0	TRISA15	TRISA14	_	_	_	TRISA10	TRISA9	_	TRISA7	TRISA6	TRISA5	TRISA4	TRISA3	TRISA2	TRISA1	TRISA0	C6FF
0040	PORTA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6010	PORTA	15:0	RA15	RA14	-	_	_	RA10	RA9	_	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	xxxx
6020	LATA	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6020	LAIA	15:0	LATA15	LATA14	_	_	_	LATA10	LATA9	_	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	xxxx
6020	ODCA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6030	ODCA	15:0	ODCA15	ODCA14	_	_	_	ODCA10	ODCA9	_	ODCA7	ODCA6	ODCA5	ODCA4	ODCA3	ODCA2	ODCA1	ODCA0	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-25: PORTB REGISTER MAP⁽¹⁾

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0040	TDICD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6040	TRISB	15:0	TRISB15	TRISB14	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	TRISB0	FFFF
6050	PORTB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6050	PURIB	15:0	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RB0	xxxx
6060	LATB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6060	LAID	15:0	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	xxxx
6070	ODCB	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6070	ODCB	15:0	ODCB15	ODCB14	ODCB13	ODCB12	ODCB11	ODCB10	ODCB9	ODCB8	ODCB7	ODCB6	ODCB5	ODCB4	ODCB3	ODCB2	ODCB1	ODCB0	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-26: PORTC REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX7764F128H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾

ess										Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6090	TDICC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6080	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	_	_	_	_	_	F000
6000	PORTC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0090	FORTC	15:0	RC15	RC14	RC13	RC12	-	_		_	_	_	_	_	-	_	_	_	xxxx
60A0	LATC	31:16	_	_	_	_	-	_	ı	_	_	_	_	_		_	_	_	0000
OUAU	LATO	15:0	LATC15	LATC14	LATC13	LATC12	1	_	1	_	_	-	-	_	1	_	-	_	xxxx
60B0	ODCC	31:16	_	_	_	_	1	_	ı	_	_	_	_	_	1	_	_	_	0000
OOBO	טטטט	15:0	ODCC15	ODCC14	ODCC13	ODCC12	1	_	ı	_	_	_	_	_	_	_	_	_	0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-27: PORTC REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F512L, PIC32MX775F512L, PIC32MX775F512L, AND PIC32MX795F512L DEVICES⁽¹⁾

					,			_,											
ess		•								Ві	ts								·n
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TRISC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6080	TRISC	15:0	TRISC15	TRISC14	TRISC13	TRISC12	_	_	_	_	_	_	_	TRISC4	TRISC3	TRISC2	TRISC1	_	FOOF
6000	PORTC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	0000
6090	PORTC	15:0	RC15	RC14	RC13	RC12	_	_	_	_	_	_	_	RC4	RC3	RC2	RC1	-	xxxx
60A0	LATC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
BUAU	LAIC	15:0	LATC15	LATC14	LATC13	LATC12	_	_	_	_	_	_	_	LATC4	LATC3	LATC2	LATC1	_	xxxx
60B0	ODCC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0080	ODCC	15:0	ODCC15	ODCC14	ODCC13	ODCC12	_	_	_	_	_	_	_	ODCC4	ODCC3	ODCC2	ODCC1	_	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

PIC32MX5XX/6XX/7XX

^{2:} All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

PORTD REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, **TABLE 4-28:** PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾

ess										В	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TRISD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
60C0	IKISD	15:0	_	_	_	_	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	OFFF
6000	PORTD	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
60D0	PORTD	15:0	_	_	1		RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	_	_	1		_	1	I	_	-	_	_		_	_	_	_	0000
00E0	LAID	15:0	_	_	_	_	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16	_	_	-	-	_	1	ı	_	_	_	_	1	_	_	_	_	0000
OUFU	ODCD	15:0	_	_	_	_	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-29: PORTD REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX695F512L. PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

ess										В	its								
Virtual Addres (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0000	TRISD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
60C0	IKISD	15:0	TRISD15	TRISD14	TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	TRISD0	FFFF
6000	PORTD	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	FORID	15:0	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	xxxx
60E0	LATD	31:16	_	-	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
00E0	LAID	15:0	LAT15	LAT14	LAT13	LAT12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	xxxx
60F0	ODCD	31:16	_	-	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
OUFU	ODCD	15:0	ODCD15	ODCD14	ODCD13	ODCD12	ODCD11	ODCD10	ODCD9	ODCD8	ODCD7	ODCD6	ODCD5	ODCD4	ODCD3	ODCD2	ODCD1	ODCD0	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-30: PORTE REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX675F512H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾

ess		•								В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6100	TRISE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6100	TRISE	15:0	1		_	_	_	_	_	_	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	OOFF
6110	PORTE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0110	PORTE	15:0	1	-	_	_	_	_	_	_	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	1	-	_	_	_	_	_	_	_	_	_	-	_	_	_	_	0000
0120	LAIE	15:0	_	_	_	_	_	_	_	_	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0130	ODCE	15:0	_	_	_	_	_	_	_	_	ODCE7	0DCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-31: PORTE REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F512L, PIC32MX775F512L, PIC32MX775F512L, AND PIC32MX795F512L DEVICES⁽¹⁾

			1002111		,			_,											
ess		Φ.								Ві	ts								, o
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
6400	TRISE	31:16	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	0000
6100	IKISE	15:0	_	_	_	_	_	_	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
6110	PORTE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6110	PORTE	15:0	_	1	_	_	_	_	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	RE0	xxxx
6120	LATE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0120	LAIE	15:0	_	_	_	_	_	_	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	xxxx
6130	ODCE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6130	ODCE	15:0	_	_	_	_	_	_	ODCE9	ODCE8	ODCE7	0DCE6	ODCE5	ODCE4	ODCE3	ODCE2	ODCE1	ODCE0	0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-32: PORTF REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾

ess										Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0440	TDICE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6140	TRISF	15:0	_	_	_	_	_	_	_	_	_	_	TRISF5	TRISF4	TRISF3	_	TRISF1	TRISF0	003B
6150	PORTF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0150	PURIF	15:0	_		_	_	_	_		_	_	_	RF5	RF4	RF3	_	RF1	RF0	xxxx
6160	LATF	31:16	_	1	_	_	_	_	1	_	_	_	_	_	_	_	_	_	0000
0100	LAIF	15:0	_	_	_	_	_	_	_	_	_	_	LATF5	LATF4	LATF3	_	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	_	0000
6170	ODCF	15:0	_	_	_	_	_	_	_	_	_	_	ODCF5	ODCF4	ODCF3	_	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-33: PORTF REGISTER MAP PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L, PIC32MX775F256L, PIC32MX7764F128L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

ess		•								Bi	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0140	TRISF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6140	IRISE	15:0	_	_	TRISF13	TRISF12	_	_	_	TRISF8	_	_	TRISF5	TRISF4	TRISF3	TRISF2	TRISF1	TRISF0	313F
6150	PORTF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0130	FORTE	15:0	_	_	RF13	RF12	_	_		RF8	_	_	RF5	RF4	RF3	RF2	RF1	RF0	xxxx
6160	LATF	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
0100	LXII	15:0	_	_	LATF13	LATF12	_	_		LATF8	_	_	LATF5	LATF4	LATF3	LATF2	LATF1	LATF0	xxxx
6170	ODCF	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
0170	ODCr	15:0	_	_	ODCF13	ODCF12	_	_	-	ODCF8	_	_	ODCF5	ODCF4	ODCF3	ODCF2	ODCF1	ODCF0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-34: PORTG REGISTER MAP FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX664F064H, PIC32MX664F128H, PIC32MX675F256H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾

ess		•								Ві	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6180	IRISG	15:0	_	1	_	ı	_	_	TRISG9	TRISG8	TRISG7	TRISG6	ı	1	TRISG3	TRISG2	_	1	03CC
6100	PORTG	31:16	_	_	_		_	_	_	_	_	_		_	_	_	_	_	0000
0190	FORTG	15:0	_	_	_	-	_	_	RG9	RG8	RG7	RG6		_	RG3	RG2	_	_	xxxx
6140	LATG	31:16	_	_	_	-	_	_	_	_	_	_		-	_	_	_	_	0000
OTAU	LAIG	15:0			_	I	_	_	LATG9	LATG8	LATG7	LATG6	1	1	LATG3	LATG2	-		xxxx
61B0	ODCG	31:16	-		_	I	_	_	_	_	_	_	I	-	_	_	_		0000
0100	ODCG	15:0	_	_	_	_	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	_	_	0000

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-35: PORTG REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F512L, PIC32MX775F512L, AND PIC32MX795F512L DEVICES⁽¹⁾

ess		•								Ві	its								· n
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	TRISG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6180	TRISG	15:0	TRISG15	TRISG14	TRISG13	TRISG12	_	_	TRISG9	TRISG8	TRISG7	TRISG6	_	_	TRISG3	TRISG2	TRISG1	TRISG0	F3CF
6100	DODTO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
6190	PORTG	15:0	RG15	RG14	RG13	RG12	_	_	RG9	RG8	RG7	RG6	_	_	RG3	RG2	RG1	RG0	xxxx
C4 A O	LATG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61A0	LAIG	15:0	LATG15	LATG14	LATG13	LATG12	_	_	LATG9	LATG8	LATG7	LATG6	_	_	LATG3	LATG2	LATG1	LATG0	xxxx
C4D0	ODCG	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61B0	ODCG	15:0	ODCG15	ODCG14	ODCG13	ODCG12	_	_	ODCG9	ODCG8	ODCG7	ODCG6	_	_	ODCG3	ODCG2	ODCG1	ODCG0	0000

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-36: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX575F512L, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F512L, PIC32MX764F128L, PIC32MX775F512 AND PIC32MX795F512L DEVICES⁽¹⁾

ess		•								Bi	ts								6
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
6100	CNCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0100	CINCOIN	15:0	ON	FRZ	SIDL	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
C4D0	CNIEN	31:16	_	_	_	_	_	_	_	_	_	_	CNEN21	CNEN20	CNEN19	CNEN18	CNEN17	CNEN16	0000
61D0	CNEN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
61E0	CNPUE	31:16	_	_	_	_	_	_	_	_	-	_	CNPUE21	CNPUE20	CNPUE19	CNPUE18	CNPUE17	CNPUE16	0000
OIEU	CINPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-37: CHANGE NOTICE AND PULL-UP REGISTER MAP FOR PIC32MX575F256H, PIC32MX575F512H, PIC32MX675F512H, PIC32MX675F512H, PIC32MX775F512H AND PIC32MX795F512H DEVICES⁽¹⁾

ess										В	ts								
Virtual Addre (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	CNICON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61C0	CNCON	15:0	ON	FRZ	SIDL	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
61D0	CNEN	31:16	_	_	_	_	_	_	_	_	_		_	_	_	CNEN18	CNEN17	CNEN16	0000
6100	CINEIN	15:0	CNEN15	CNEN14	CNEN13	CNEN12	CNEN11	CNEN10	CNEN9	CNEN8	CNEN7	CNEN6	CNEN5	CNEN4	CNEN3	CNEN2	CNEN1	CNEN0	0000
6150	CNIDLIE	31:16	_	_	_	_	_	_	_	_	_	_	_	-	-	CNPUE18	CNPUE17	CNPUE16	0000
OIEU	CNPUE	15:0	CNPUE15	CNPUE14	CNPUE13	CNPUE12	CNPUE11	CNPUE10	CNPUE9	CNPUE8	CNPUE7	CNPUE6	CNPUE5	CNPUE4	CNPUE3	CNPUE2	CNPUE1	CNPUE0	0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-38:	PARALLEL MASTER PORT REGISTER MAP ⁽¹⁾

ess										Bi	ts								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
7000	PMCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7000	1 WOON	15:0	ON	FRZ	SIDL	ADRMU	JX<1:0>	PMPTTL	PTWREN	PTRDEN	CSF-	<1:0>	ALP	CS2P	CS1P	_	WRSP	RDSP	0000
7010	PMMODE	31:16	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7010	PIVIIVIODE	15:0	BUSY	SY IRQM<1:0> INCM<1:0> MODE16 MODE<1:0> WAITB<1:0> WAITB<3:0> WAITE<1:0> 0000															
7020	PMADDR	31:16	_	_	1	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7020	PIVIADUR	15:0	CS2EN/A15	CS1EN/A14							ADDR	<13:0>							0000
7030	PMDOUT	31:16								DATAOU	T-21:05								0000
7030	PIVIDOUT	15:0								DATAGO	1<31.0>								0000
7040	PMDIN	31:16								DATAIN	-21.05								0000
7040	PINIDIN	15:0								DATAIN	<31:0>								0000
7050	PMAEN	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7050	PIVIAEIN	15:0								PTEN<	:15:0>								0000
7060	DMCTAT	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
7060	PMSTAT	15:0	IBF	IBOV	_	_	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008F

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-39: PROGRAMMING AND DIAGNOSTICS REGISTER MAP

ess		•								В	its								ω.
Virtual Addre (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
F200	DDPCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
F200	DDPCON	15:0	1	_		_		_	1	_		_		_	JTAGEN	TROEN	_	TDOEN	8000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-40:	PREFETCH REGISTEI	R MAP
-------------	-------------------	-------

ess										Ві	ts								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	CHECON ^(1,2)	31:16	_	_	_	_	_	_	_	_		_	_	_	_	1	_	CHECOH	0000
4000	CHECON	15:0	_	_	_	_	_	_	DCSZ	<1:0>	_	_	PREFE	N<1:0>	_	F	PFMWS<2:0	>	0007
4010	CHEACC ⁽¹⁾	31:16	CHEWEN	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
1010		15:0	_		_	_	_	_		_	_	_	_	_		CHEID	X<3:0>		0000
4020	CHETAG ⁽¹⁾		LTAGBOOT	_	_	_	_			_				LTAG<					00xx
		15:0						LTAG•							LVALID	LLOCK	LTYPE	_	xxx2
4030	CHEMSK ⁽¹⁾	31:16 15:0	_		_	_		 .MASK<15:5		_	_	_	_	_	_	_	_	_	0000
		31:16						.IVIASK \ 15.5						_	_		_	_	0000
4040	CHEW0	15:0		CHEW0<31:0> xxxx xxxx															
		31:16		CHEWI<31:0> CHEWI<31:0> XXXX XXXX															
4050	CHEW1	15:0								CHEW ²	<31:0>								xxxx
4060	CHEW2	31:16								CHEW2	221.05								xxxx
4000	CHEWZ	15:0								CHEVV	2<31.0>								xxxx
4070	CHEW3	31:16								CHEW	8<31:0>								xxxx
1070	OHEWO	15:0			1		1			OHETT	7 -0 1.0-								XXXX
4080	CHELRU	31:16	_	_	_	_	_	_	_				CI	HELRU<24:1	6>				0000
		15:0								CHELRI	J<15:0>								0000
4090	CHEHIT	31:16 15:0								CHEHI	T<31:0>								XXXX
		31:16																	xxxx
40A0	CHEMIS	15:0								CHEMIS	S<31:0>								XXXX
		31:16																	XXXX
40C0	CHEPFABT	15:0								CHEPFA	3T<31:0>								xxxx

Legend: x = unknown value on Reset; - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: This register has corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset value is dependent on DEVCFGx configuration.

	(1)
TΔRI F 4-41·	RTCC REGISTER MAP ⁽¹⁾

ess										В	its								
Virtual Address (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0200	RTCCON	31:16		_	-	_	_	-					CAL<	9:0>					0000
0200	KICCON	15:0	ON	FRZ	SIDL	_	_	-	_	_	RTSECSEL	RTCCLKON	_	_	RTCWREN	RTCSYNC	HALFSEC	RTCOE	0000
0210	RTCALRM	31:16	_	_	_	_									0000				
0210	RICALRIVI	15:0	ALRMEN	CHIME	PIV	ALRMSYNC	ALRMSYNC AMASK<3:0> ARPT<7:0>									0000			
0220	RTCTIME	31:16		HR10)<3:0>			HR01	<3:0>			MIN10<	3:0>			MIN01	<3:0>		xxxx
0220	KICIIWE	15:0		SEC1	0<3:0>			SEC01	1<3:0>		_	_	_	_	_	_	_	_	xx00
0220	RTCDATE	31:16		YEAR1	10<3:0>			YEAR0	1<3:0>			MONTH1	0<3:0>			MONTH	01<3:0>		xxxx
0230	KICDAIE	15:0		DAY1	0<3:0>			DAY01	1<3:0>		_	_	_	_		WDAY)1<3:0>		xx00
0240	ALRMTIME	31:16		HR10)<3:0>			HR01	<3:0>			MIN10<	3:0>			MIN01	<3:0>		xxxx
0240	ALKIVITIVIE	15:0		SEC1	0<3:0>		SEC01<3:0>								_	xx00			
0250	ALRMDATE	31:16	_	_	_	_	MONTH10<3:0> MONTH01<3:0> 00x3								00xx				
0250	ALKIVIDATE	15:0		DAY1	0<3:0>			DAY01	1<3:0>		_	_	_	_		WDAY)1<3:0>		xx0x

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information. Note 1:

TABLE 4-42: DEVCFG: DEVICE CONFIGURATION WORD SUMMARY

ess		ø		Bits															
Virtual Address (BFC0_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
٥٦٦٥	DEVCFG3	31:16	FVBUSIO	FUSBIDIO	_	_	_	FCANIO	FETHIO	FMIIEN	_	FSRSSEL<2:0>						xxxx	
2FF0	DEVCEGS	15:0								USERIE)<15:0>								xxxx
2554	DEVCFG2	31:16 — — — —		_				_				_	FPLLODIV<2:0>			xxxx			
2664	DEVCFG2	15:0	UPLLEN	_	_	_	_	UI	PLLIDIV<2:0>		_	FPLLMUL<2:0>)>		FPLLIDIV<2:0>			xxxx
2550	DEVCFG1	31:16	_	_	_	_	_	_	_	_	FWDTEN	-	_		V	VDTPS<4:0	>		xxxx
2110	DEVCEG	15:0 FCKSM<1:0>		FPBDI	DIV<1:0> —		OSCIOFNC POSCI		OD<1:0>	IESO	FSOSCEN		_	_		FNOSC<2:0>		xxxx	
2550	DEVCFG0	31:16		_	_	CP	_	_	_	USERID<15:0>					PWP<7:4>				
ZFFC	DEVCEGO	15:0	PWP<3:0>				_	_	_	_	_	_	_	_	ICESEL	_	DEBUG	G<1:0>	xxxx

PIC32MX5XX/6XX/7XX

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

TABLE 4-43: DEVICE AND REVISION ID SUMMARY⁽¹⁾

al Address F80_#)	_	Φ		Bits															6
Virtual Addr (BF80_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Reset
F220	DEVID	31:16	VER<3:0> DEVID<27:16>												xxxx				
F220	DEVID	15:0								DEVID	<15:0>								xxxx

 $\textbf{Legend:} \qquad \qquad \\ \textbf{x} = \text{unknown value on Reset;} \\ \textbf{--} = \text{unimplemented, read as '0'}. \\ \textbf{Reset values are shown in hexadecimal.}$

Note 1: Reset values are dependent on the device variant. Refer to "PIC32MX5XX/6XX/7XX Family Silicon Errata and Data Sheet Clarification" (DS80480) for more information.

ယ
N
12
<
×
5
×
0
×
X
X

TABLE 4-44:	USB REGISTER MAP ⁽¹⁾

ess		9									Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	U1OTGIR ⁽²⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5040	UIUIGIR'-	15:0	_	_	_	_	_	_	_	_	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF	0000
5050	U10TGIE	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3030	UIUIGIE	15:0	_	_	_	_	_	_		_	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE	0000
5060	U1OTGSTAT ⁽³⁾	31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	_	0000
3000	0101001A1	15:0	_	_	_	_	_			_	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD	0000
5070	070 U1OTGCON	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0070	010100011	15:0	_	_	_	_	_	_	_	_	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS	0000
5080	U1PWRC	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
0000	on wite	15:0	_	_	_	_	_	_	_	_	UACTPND ⁽⁴⁾	_	_	USLPGRD	USBBUSY	_	USUSPEND	USBPWR	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5200	U1IR ⁽²⁾	15:0	_	_	_	_	_	_	_	_	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5210	U1IE	15:0	_	_	_	_	_	_	_	_	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE DETACHIE	0000
		31:16	_	_	_	_	_	_		_	_	_	_	_	_	_	_	—	0000
5220	U1EIR ⁽²⁾	31.10									_				_	_	CRC5EF	_	0000
3220	OILIN	15:0	_	_	_	_	_	_	_	_	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF	PIDEF	0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5230	U1EIE	15:0	_	_	_	_	_	_	_	_	BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE	0000
50.40	(3)	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5240	U1STAT ⁽³⁾	15:0	_	_	_	_	_	_	_	_		ENDPT	<3:0> ⁽⁴⁾		DIR	PPBI	_	_	0000
		31:16		_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5250	U1CON	15:0	_	_	_	_	_	_	_	_	JSTATE ⁽⁴⁾	SE0 ⁽⁴⁾	PKTDIS TOKBUSY	USBRST	HOSTEN	RESUME	PPBRST	USBEN SOFEN	0000
		31:16					_				_	_	- 5110001	_	_	_	_	- OOI LIV	0000
5260	U1ADDR	15:0				_	_	_	_		LSPDEN			DE	VADDR<6:0)>			0000
5070	LIADDIDA	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5270	U1BDTP1	15:0	-	_	_	_	_	_	_	_			ВГ	TPTRL<7:1>				_	0000
5280	U1FRML ⁽³⁾	31:16	-	_	_	_	_	_	_	_	_	_	_		_	_	_	_	0000
5200	O IFRIVIL."	15:0	_	_	_	_	_	_	_	_				FRML<	7:0>				0000

Legend

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

- 2: This register does not have associated SET and INV registers.
- : This register does not have associated CLR, SET and INV registers.
- 4: Reset value for this bit is undefined.

TABLE 4-44: USB REGISTER MAP⁽¹⁾ (CONTINUED)

ess		ø		Bits															,,
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	U1FRMH ⁽³⁾	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3290	O II KWII I	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_		FRMH<2:0>	•	0000
52A0	U1TOK	31:16	_	_		_	_		_	_	_	_	_	_	_	_	_		0000
		15:0	_	_	_	_	_	_	_	_		PID<	<3:0>			EP	<3:0>		0000
52B0	U1SOF	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	0.00.	15:0	_	_		_	_		_					CNT<	7:0>	1	ı		0000
52C0	U1BDTP2	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	_	15:0	_	_	_	_	_	_	_	_				BDTPTRI	H<7:0>		1		0000
52D0	U1BDTP3	31:16		_			_			_	_	_	_	_		_	_	_	0000
		15:0		_	_	_	_	_	_	_				BDTPTRI	U<7:0>		1		0000
52E0	U1CNFG1	31:16		_		_	_		_			-					_		0000
\longrightarrow		15:0	_	_	_	_	_	_	_	_	UTEYE	UOEMON	USBFRZ	USBSIDL	_	_	_	UASUSPND	_
5300	U1EP0	31:16		_	_	_	_	_	_	_		— —			- EDDYEN	- EDTYEN			0000
		15:0		_	_	_	_	_	_	_	LSPD	RETRYDIS		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5310	U1EP1	31:16 15:0	_	_	_	_	_	_	_	_		_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
-+		31:16	_	_		_	_		_			_		EPCONDIS	EPRAEN	EPIAEN	EPSTALL	EPHONK	0000
5320	U1EP2	15:0	_									_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
-+		31:16												LI CONDIS	LITALIN	LITALIN	LISIALL	LITIOTIK	0000
5330	U1EP3	15:0										_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
-+		31:16		_	_	_	_		_	_		_			—		—	_	0000
5340	U1EP4	15:0	_	_	_	_	_		_	_		_		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
		31:16	_	_	_	_	_	_	_	_		_	_	_	_	_	_		0000
5350	U1EP5	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5000		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5360	U1EP6	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5070		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5370	U1EP7	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5200	LIAEDO	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
5380	U1EP8	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5390	U1EP9	31:16	_	_	_	_	_		_	_	_		_	_	_	_	_	_	0000
5580	UIEFS	15:0	_	_	_	_	_		_	_			_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53A0	U1EP10	31:16	_	_	_	_	_	_	_	_	_		_	_	_	_	_		0000
JJAU	O IEF IU	15:0	_	_	_	_	_	_	_	_		_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for Note 1:

This register does not have associated SET and INV registers. This register does not have associated CLR, SET and INV registers. 3:

Reset value for this bit is undefined.

TABLE 4-44 :	USB REGISTER MAP ⁽¹⁾	(CONTINUED)	
---------------------	---------------------------------	-------------	--

ess		е									Bits								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
53B0	U1EP11	31:16	_	_	_	_	_	_	_	_	_	_		_	-	_	_	_	0000
5560	OTEFTI	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53C0	U1EP12	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3300	OTET 12	15:0	_	-	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53D0	U1EP13	31:16	_	-	_	_	_	_	_	_	_	_	-	_	_	_	_	_	0000
5500	O IEF IS	15:0	_	ı	-	_	_	_	_	_	-	_	ı	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
5250	U1EP14	31:16			_		-	-	_	_	_	_	-	_	-	_	_	_	0000
53E0	UTEP14	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000
53F0	U1EP15	31:16	_	1	_	_	_	_	_	_	_	_		_	ı	_	_	_	0000
53FU	UIEPIS	15:0	_	_	_	_	_	_	_	_	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK	0000

Legend:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table (except as noted) have corresponding CLR, SET and INV registers at its virtual address, plus an offset of 0x4, 0x8 and 0xC respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

- 2: This register does not have associated SET and INV registers.
- 3: This register does not have associated CLR, SET and INV registers.
- 4: Reset value for this bit is undefined.

TABLE 4-45: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

SSS										Bit	s								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
B000	C1CON	31:16	1	_	_	1	ABAT		REQOP<2:0	>	(DPMOD<2:0	>	CANCAP	_	1	_	_	0480
ВООО	CICON	15:0	ON	FRZ	SIDLE	_	CANBUSY	_	_		_	_	_		D	NCNT<4:0>			0000
B010	C1CFG	31:16	_	_	_	_	_	_	_	_	_	WAKFIL	_	_	_		EG2PH<2:0	>	0000
5010	01010	1	SEG2PHTS	SAM		EG1PH<2:0			PRSEG<2:0	·	SJW-	<1:0>			BRP<		ı	ı	0000
B020	C1INT	31:16	IVRIE	WAKIE	CERRIE	SERRIE	RBOVIE		_		_	_	_		MODIE	CTMRIE	RBIE	TBIE	0000
		15:0	IVRIF	WAKIF	CERRIF	SERRIF	RBOVIF	_	_		_	_	_		MODIF	CTMRIF	RBIF	TBIF	0000
B030	C1VEC	31:16		_		_	_		_	_	_	_	_	_		_	_	_	0000
		15:0						FILHIT<4:0	> 1 1		_				CODE<6:0>		I = 1 = 1	I =	0040
B040	C1TREC	31:16		_	_			_	_		_	_	TXBO	TXBP	RXBP	TXWARN	RXWARN	EWARN	0000
		15:0	FIFOIDA	FIFOIDAG	FIFOIDOS		NT<7:0>	FIFOIDOS	FIFOIDOS	FIFOIDOA	FIFOIDOS	FIFOIDOS	FIFOIDO	RERRCN		FIFOIDAS	EIEOID4E	EIEOID40	0000
B050	C1FSTAT	31:16	FIFOIP31	FIFOIP30	FIFOIP29		FIFOIP27	FIFOIP26	FIFOIP25	FIFOIP24	FIFOIP23	FIFOIP22 FIFOIP6	FIFOIP21	FIFOIP20	FIFOIP19	FIFOIP18	FIFOIP17		
		15:0	FIFOIP15	FIFOIP14 RXOVF30		FIFOIP12	FIFOIP11	FIFOIP10 RXOVF26	FIFOIP9	FIFOIP8 RXOVF24	FIFOIP7 RXOVF23	RXOVF22	FIFOIP5	FIFOIP4	FIFOIP3	FIFOIP2	FIFOIP1 RXOVF17	FIFOIP0	
B060	C1RXOVF	31:16			RXOVF29 RXOVF13				RXOVF25 RXOVF9	RXOVF24	RXOVF23	RXOVF22	RXOVF21 RXOVF5	RXOVF20 RXOVF4	RXOVF19	RXOVF18 RXOVF2	RXOVF17	RXOVF10	-
		15:0 31:16	KAUVFIS	KAUVF 14	KAUVF 13	KXUVF 12	KAUVFII	KAUVFIU	KXUVF9	CANTS<		KAUVFO	KAUVFS	RAUVF4	RXOVF3	RAUVF2	KAUVFI	KAUVFU	0000
B070	C1TMR	15:0							CAI	NTSPRE<15									0000
		31:16						SID<10:0>	- OAI	TIOI ILL 110	.0-				MIDE	_	EID<1	7·16>	xxxx
B080	C1RXM0	15:0						010 110.05		EID<1	5:0>				WIIDL		LID	7.10-	XXXX
		31:16						SID<10:0>		LID	J.U-				MIDE	_	EID<1	7·16>	XXXX
B090	C1RXM1	15:0						010 -10.0-		EID<1	5:0>				IVIIDE		LID 11	7.10-	XXXX
		31:16						SID<10:0>		LID · I	3.0-				MIDE	_	EID<1	7·16>	XXXX
B0A0	C1RXM2	15:0						010 -10.0-		EID<1	5:0>				IVIIDE		LID 11	7.10-	XXXX
		31:16						SID<10:0>		LID · I	3.0-				MIDE	_	EID<1	7·16>	XXXX
B0B0	C1RXM3	15:0						010 -10.0-		EID<1	5:0>				IVIIDE		LID 11	7.10-	XXXX
		31:16										0000							
B0C0	C1FLTCON0	15:0	FLTEN1		1<1:0>			FSEL1<4:0:			FLTEN0		0<1:0>			SEL0<4:0>			0000
		31:16	FLTEN7	_	7<1:0>			FSEL7<4:0:			FLTEN6		6<1:0>			SEL6<4:0>			0000
B0D0	C1FLTCON1	15:0	FLTEN5	MSEL	5<1:0>			FSEL5<4:0	>		FLTEN4	MSEL	4<1:0>		F	SEL4<4:0>			0000
5055	0.454.700:::	31:16	FLTEN11																
B0F0	C1FLTCON2	15:0	FLTEN9	MSEL	9<1:0>			FSEL9<4:0	>		FLTEN8	MSEL	8<1:0>		F	SEL8<4:0>			0000
DOEC	CAFLTCONO	31:16	FLTEN15	MSEL ²	15<1:0>			FSEL15<4:0	>		FLTEN14	MSEL1	4<1:0>		F	SEL14<4:0>	>		0000
BUFU	C1FLTCON3	15:0	FLTEN13	MSEL*	13<1:0>			FSEL13<4:0	 >		FLTEN12	MSEL1	2<1:0>		F	SEL12<4:0>	>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-45: CAN1 REGISTER SUMMARY FOR PIC32MX534F064H, PIC32MX564F064H, PIC32MX564F128H, PIC32MX575F256H, PIC32MX575F512H, PIC32MX764F128H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾ (CONTINUED)

			J U Z 111/1/1							, -									
ess		,								Bits	5								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
D100	C1FLTCON4	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0)>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0>	>		0000
B 100	C IFLI CON4	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>		F	SEL16<4:0>	>		0000
D110	C1FLTCON5	31:16	FLTEN23	MSEL2	23<1:0>			FSEL23<4:0)>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0>	>		0000
БПО	CIFLICONS	15:0	FLTEN21	MSEL2	21<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	!0<1:0>		F	SEL20<4:0>	>		0000
B120	C1FLTCON6		FLTEN27	MSEL2	27<1:0>			FSEL27<4:0	>		FLTEN26	MSEL2	:6<1:0>		F	SEL26<4:0>	>		0000
D120			FLTEN25		25<1:0>			FSEL25<4:0	>		FLTEN24	MSEL2			F	SEL24<4:0>	>		0000
B130	C1FLTCON7		FLTEN31		31<1:0>										0000				
			FLTEN29	MSEL2	29<1:0>	FSEL29<4:0> FLTEN28 MSEL28<1:0> FSEL28<4:0> 000									0000				
B140	01100111	31:16						SID<10:0>							EXID	_	EID<1	7:16>	XXXX
	(n = 0-31)	15:0								EID<1	5:0>								XXXX
B340	C1FIFOBA	31:16 15:0								C1FIFOBA	A<31:0>								0000
B350	C1FIFOCONn	31:16	_	_	_	_	_	_	_	_	_	_	_			FSIZE<4:0>			0000
D330	(n = 0-31)	15:0	_	FRESET	UINC	DONLY		_	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPRI	<1:0>	0000
B360	C1FIFOINTn	31:16	_	_	_	_	-	TXNFULLIE	TXHALFIE	TXEMPTYIE	_	_	-	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
Б300	(n = 0-31)	15:0	1	_	_									RXN EMPTYIF	0000				
B370	C1FIFOUAn (n = 0-31)	31:16 15:0				C1FIFOLIA<31:0>											0000		
B380	C1FIFOCIn	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
B380	(n = 0-31)	15:0	_	_	_	_	_	_	_	_	_	_	_		C′	IFIFOCI<4:0)>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All entire transfer in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more

TABLE 4-46: CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

COCO CACON 13116									s	Bit										ess
C2CON	All Resets	16/0	17/1	18/2	19/3	20/4	21/5	22/6	23/7	24/8	25/9	26/10	27/11	28/12	29/13	30/14	31/15	Bit Range	Register Name	Virtual Addr (BF88_#)
150 ON FRZ SIDLE CANBUSY C	048	_	_	_	_	CANCAP	>	OPMOD<2:0	C	>	REQOP<2:0		ABAT	_	_	_	_	31:16	C2CON	C000
C2CFG	000		>	DNCNT<4:0			_	_	_	_	_	_	CANBUSY	_	SIDLE	FRZ	ON	15:0	CZCON	C000
150 SEG2PHTS SAM	000)>	SEG2PH<2:0	5	_	_	_	WAKFIL	_	_	_	_	_	_	_	_	_	31:16	C2CEG	C010
C2VEC 15:0 IVRIF WAKIF CERRIF SERRIF RBOVIF	000			<5:0>	BRP	•		<1:0>	SJW<	>	PRSEG<2:0)>	EG1PH<2:0	S	SAM	SEG2PHTS	15:0	0201 G	0010
15.0 Vikif Wakif CERRIF SERRIF RBOVIF	000	TBIE	RBIE	CTMRIE	MODIE	_	_	_	_	_	_	_	RBOVIE	SERRIE	CERRIE	WAKIE	IVRIE	31:16	COINT	CUSU
Composition	= 000	TBIF	RBIF	CTMRIF	MODIF	_	_	_	_		_		RBOVIF	SERRIF	CERRIF	WAKIF	IVRIF	15:0	CZIIVI	C020
15.0	000	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	31:16	C2VEC	CU3U
C2TRC 15:0	004			>	ICODE<6:0				_		>	FILHIT<4:0			_	_	_	15:0	CZVLC	C030
15:0	RN 000	EWARN	RXWARN	TXWARN	RXBP	TXBP	TXBO	_	_	_	_	1	_	_	_	_	-	31:16	COTREC	C040
Correction Cor	000				NT<7:0>	RERRC							CNT<7:0>	TERRO				15:0	CZTREC	0040
15.0	P16 000	FIFOIP16	FIFOIP17	FIFOIP18	FIFOIP19	FIFOIP20	FIFOIP21	FIFOIP22	FIFOIP23	FIFOIP24	FIFOIP25	FIFOIP26	FIFOIP27	FIFOIP28	FIFOIP29	FIFOIP30	FIFOIP31	31:16	COESTAT	COEO
CORO CORNAN 15:0 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9 RXOVF8 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF2 RXOVF1	P0 000	FIFOIP0	FIFOIP1	FIFOIP2	FIFOIP3	FIFOIP4	FIFOIP5	FIFOIP6	FIFOIP7	FIFOIP8	FIFOIP9	FIFOIP10	FIFOIP11	FIFOIP12	FIFOIP13	FIFOIP14	FIFOIP15	15:0	CZFSTAT	C030
15:0 RXOVF15 RXOVF14 RXOVF13 RXOVF12 RXOVF11 RXOVF10 RXOVF9 RXOVF8 RXOVF7 RXOVF6 RXOVF5 RXOVF4 RXOVF3 RXOVF3 RXOVF1 RXOVF1	F 16 000	RXOVF1	RXOVF17	RXOVF18	RXOVF19	RXOVF20	RXOVF21	RXOVF22	RXOVF23	RXOVF24	RXOVF25	RXOVF26	RXOVF27	RXOVF28	RXOVF29	RXOVF30	RXOVF31	31:16	C2PYOVE	COSO
CO70 C2TMR 15:0 CANTSPRE<15:0> C080 C2RXM0 31:16 SID<10:0> — MIDE — EID<17:16> C0A0 C2RXM1 31:16 SID<10:0> — MIDE — EID<17:16> C0B0 C2RXM2 31:16 SID<10:0> — MIDE — EID<17:16> C0B0 C2RXM2 31:16 SID<10:0> — MIDE — EID<17:16> C0B0 C2RXM3 31:16 SID<10:0> — MIDE — EID<17:16> C0C0 C2FLTCON0 31:16 FLTEN3 MSEL3<1:0> FSEL3<4:0> FLTEN2 MSEL2<1:0> FSEL2<4:0> C0C0 C2FLTCON0 15:0 FLTEN1 MSEL1<1:0> FSEL1<4:0> FLTEN0 MSEL0<1:0> FSEL0<4:0>	FO 000	RXOVF0	RXOVF1	RXOVF2	RXOVF3	RXOVF4	RXOVF5	RXOVF6	RXOVF7	RXOVF8	RXOVF9	RXOVF10	RXOVF11	RXOVF12	RXOVF13	RXOVF14	RXOVF15	15:0	CZICKOVI	0000
15:0 CANTSPRE< 15:0 CAN	000								<15:0>	CANTS								31:16	C2TMR	C070
CORD C2RXM0 15:0 EID<15:0> EID<15:0> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16> EID<17:16>	000								0>	NTSPRE<15	CA							15:0	OZTWIC	0070
15:0 EID<15:0> C2RXM1 31:16 SID<10:0> EID<17:16> EID<17:	xxx	17:16>	EID<	_	MIDE	—						SID<10:0>						31:16	CSBAMO	CUSU
COA0 C2RXM1 15:0 EID<15:0> COB0 C2RXM2 31:16 SID<10:0> — MIDE — EID<17:16> COB0 C2RXM3 31:16 SID<10:0> — MIDE — EID<17:16> COC0 C2FLTCON0 31:16 FLTEN3 MSEL3 FSEL3 COC0 C2FLTCON0 31:16 FLTEN3 MSEL3 FSEL3 FSEL3 FSEL1 FLTEN0 MSEL0 FSEL0 COC0 FSEL0 FSEL0 FSEL0	xxx								5:0>	EID<1								15:0	CZICKIVIO	C000
15:0 EID<15:0> C2RXM2	xxx	17:16>	EID<	_	MIDE	—						SID<10:0>						31:16	C2DVM1	COAO
COB0 C2RXM2 15:0 EID<15:0> COB0 C2RXM3 31:16 SID<10:0> — MIDE — EID<17:16> COC0 C2FLTCON0 31:16 FLTEN3 MSEL3<1:0> FSEL3<4:0> FLTEN2 MSEL2<1:0> FSEL2<4:0> 15:0 FLTEN1 MSEL0<1:0> FSEL0<4:0> FSEL0<4:0>	xxx								5:0>	EID<1								15:0	CZRXIVIT	CUAU
15:0 EID<15:0> C2RXM3	xxx	17:16>	EID<	_	MIDE	—						SID<10:0>						31:16	CSBAWS	CORO
COBO C2RXM3	xxx								5:0>	EID<1								15:0	OZITATIVIZ	СОВО
15:0 EID<15:0> C2FLTCON0 31:16 FLTEN3 MSEL3<1:0> FSEL3<4:0> FLTEN2 MSEL2<1:0> FSEL2<4:0> FSEL0<4:0> FSEL0<4:0>	xxx	17:16>	EID<	_	MIDE	-						SID<10:0>						31:16	C2RXM3	COBO
C0C0 C2FLTCON0 15:0 FLTEN1 MSEL1<1:0> FSEL1<4:0> FLTEN0 MSEL0<1:0> FSEL0<4:0>	xxx								5:0>	EID<1								15:0	OZIONIO	ООВО
15:0 FLTEN1 MSEL1<1:0> FSEL1<4:0> FLTEN0 MSEL0<1:0> FSEL0<4:0>	000		>	FSEL2<4:0			2<1:0>	MSEL	FLTEN2		>	FSEL3<4:0			3<1:0>	MSEL	FLTEN3	31:16	CSELTCONO	COCO
31:16 FLTEN7 MSEL7<1:0> FSFL7<4:0> FLTEN6 MSEL6<1:0> FSFL6<4:0>	000		>	FSEL0<4:0			0<1:0>	MSEL	FLTEN0		>	FSEL1<4:0			1<1:0>	MSEL	FLTEN1	15:0	CZI LI CONO	COCO
CODO C2FLTCON1	000		>	FSEL6<4:0			6<1:0>	MSEL	FLTEN6		>	FSEL7<4:0			7<1:0>	MSEL	FLTEN7	31:16	COLLECONA	CODO
TS:0 FITEN5 MSEL5<1:0> FSEL5<4:0> FITEN4 MSEL4<1:0> FSEL4<4:0> FSEL4<4:0> FSEL4<4:0> FSEL4<5:0> FSEL	000		>	FSEL4<4:0			4<1:0>	MSEL4	FLTEN4		>	FSEL5<4:0			5<1:0>	MSEL	FLTEN5	15:0	CZFLICONI	CODO
31:16 FLTEN11 MSEL11<1:0> FSEL11<4:0> FLTEN10 MSEL10<1:0> FSEL10<4:0>	000		>	SEL10<4:0			10<1:0>	MSEL1	FLTEN10		>	FSEL11<4:0			11<1:0>	MSEL1	FLTEN11	31:16	COLLICONO	0050
C0E0 C2FLTCON2 15:0 FLTEN9 MSEL9<1:0> FSEL9<4:0> FLTEN8 MSEL8<1:0> FSEL8<4:0>	FLTEN9 MSEL9<1:0> FSEL9<4:0> FLTEN8 MSEL8<1:0> FSEL8<4:0> 0000											FLTEN9	15:0	CZFLTCON2	COEO					
31:16 FLTEN15 MSEL15<1:0> FSEL15<4:0> FLTEN14 MSEL14<1:0> FSEL14<4:0>	000		 >	SEL14<4:0			14<1:0>	MSEL1	FLTEN14		>	FSEL15<4:0			5<1:0>	MSEL1	FLTEN15	31:16	00517001:5	0055
COF0 C2FLTCON3 15:0 FLTEN13 MSEL13<1:0> FSEL13<4:0> FLTEN12 MSEL12<1:0> FSEL12<4:0>	000		>	SEL12<4:0			12<1:0>	MSEL1	FLTEN12		>	FSEL13<4:0			3<1:0>	MSEL1	FLTEN13	15:0	C2FLTCON3	C0F0

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

TABLE 4-46: CAN2 REGISTER SUMMARY FOR PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾ (CONTINUED)

									-11000			<u> </u>							+
ess		•								Bit	s								v
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
0400	COFLECONA	31:16	FLTEN19	MSEL1	9<1:0>			FSEL19<4:0	>		FLTEN18	MSEL1	8<1:0>		F	SEL18<4:0	>		0000
C100	C2FLTCON4	15:0	FLTEN17	MSEL1	7<1:0>			FSEL17<4:0	>		FLTEN16	MSEL1	6<1:0>			SEL16<4:0):		0000
C110	C2FLTCON5	31:16	FLTEN23	MSEL2	23<1:0>			FSEL23<4:0	>		FLTEN22	MSEL2	2<1:0>		F	SEL22<4:0	>		0000
CIIO	CZI LI CONS	15:0	FLTEN21	MSEL2	21<1:0>			FSEL21<4:0	>		FLTEN20	MSEL2	!0<1:0>		F	SEL20<4:0	>		0000
C120	C2FLTCON6		FLTEN27	MSEL2	?7<1:0>			FSEL27<4:0	>		FLTEN26	MSEL2	6<1:0>		F	SEL26<4:0	>		0000
0.20			FLTEN25	MSEL2				FSEL25<4:0			FLTEN24	MSEL2				SEL24<4:0			0000
C130	C2FLTCON7		FLTEN31	MSEL3		FSEL31<4:0> FLTEN30 MSEL30<1:0> FSEL30<4:0> 0000													
			FLTEN29	MSEL2	29<1:0>			FSEL29<4:0			FLTEN28	MSEL2	!8<1:0>			SEL28<4:0			0000
C140	C2RXFn (n = 0-31)	31:16						SID<10:0>		EID.					EXID	_	EID<1	17:16>	xxxx
	, ,	15:0 31:16								EID<1	5:0>								XXXX
C340	C2FIFOBA	15:0								C2FIFOB	A<31:0>								0000
C350	C2FIFOCONn	31:16	_	_	_	_	_	_	_	_	_	_	_			FSIZE<4:0>	•		0000
C350	(n = 0-31)	15:0	_	FRESET	UINC	DONLY	-	_	_	_	TXEN	TXABAT	TXLARB	TXERR	TXREQ	RTREN	TXPR	l<1:0>	0000
C360	C2FIFOINTn	31:16	_	_	_	_	1	TXNFULLIE	TXHALFIE	TXEMPTYIE	1	_	1	_	RXOVFLIE	RXFULLIE	RXHALFIE	RXN EMPTYIE	0000
C300	(n = 0-31)	15:0	_	_	_	-		TXNFULLIF	TXHALFIF	TXEMPTYIF	-	_	-	_	RXOVFLIF	RXFULLIF	RXHALFIF	RXN EMPTYIF	0000
C370	02 00,	31:16								C2FIFOU	A<31:0>								0000
		15:0		1		C2FIFOUA<31:0>													
C380	C2FIFOCIn (n = 0-31)	31:16		_		_		_				_		_	-	—		_	0000
Legen	, ,	15:0	. – _	_				ues are show		<u> </u>	_	_	_		С	2FIFOCI<4:	0>		0000

Legend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Note 1: All registers in this table have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information

TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX795F512L, PIC32MX764F128H, PIC32MX764F128H, PIC32MX775F256L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
9000	ETHCON1	31:16								PTV<	:15:0>								0000
3000		15:0	ON	FRZ	SIDL	_	_	_	TXRTS	RXEN	AUTOFC	_		MANFC	_	_	_	BUFCDEC	0000
9010	ETHCON2	31:16		_	_	_	_	_	_	_	_	_		_	_	_	_	_	0000
		15:0 31:16		_	_	_	_			TXSTADE	XBUFSZ<6:0)>			_	_	_	_	0000
9020	ETHTXST	15:0							TXSTADI		JR<31.10>						_	_	0000
		31:16	1:16 RXSTADDR<31:16> 0000																
9030	ETHRXST	15:0							RXSTADI								_	_	0000
9040	ETHHT0	31:16								HT/	31:05						•	•	0000
3040		HT<31:0> O000																	
9050	ETHHT1	31:16								HT<6	3:32>								0000
		15:0																	0000
9060	ETHPMM0	31:16 15:0								PMM•	<31:0>								0000
		31:16																	0000
9070	ETHPMM1	15:0								PMM<	63:32>								0000
9080	ETHPMCS	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3000	LIIII WOO	15:0							1	PMCS	<15:0>	1						I	0000
9090	ETHPMO	31:16		_	_	_	_	_	_	_		_		_	_	_	_	_	0000
		15:0 31:16									<15:0>								0000
90A0	ETHRXFC	15:0	HTEN	— MPEN	_	— NOTPM	_	PMMOI	— DE<3:0>	_	CRC ERREN	CRC OKEN	RUNT ERREN	RUNTEN	UCEN	NOT MEEN	— MCEN	BCEN	0000
		31:16	_	_	_	_	_	_	_	_	ERKEN	UKEN	ERREN	RXFW	M<7:0>	IVIEEIN			0000
90B0	ETHRXWM	15:0		_	_	_	_	_	_	_					M<7:0>				0000
		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
90C0	ETHIEN	15:0	_	TX BUSEIE	RX BUSEIE	-	_	-	EW MARKIE	FW MARKIE	RX DONEIE	PK TPENDIE	RX ACTIE	_	TX DONEIE	TX ABORTIE	RX BUFNAIE	RX OVFLWIE	0000
90D0	ETHIRQ	31:16	_	_	_		_	_	_	_	-	_	_	_	_	_	_	_	0000
Legeno		15:0		TXBUSE	RXBUSE	_	_	_	EWMARK	FWMARK	RXDONE	PKTPEND	RXACT	_	TXDONE	TXABORT	RXBUFNA	RXOVFLW	0000

Legend

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

[:] All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

^{2:} Reset values default to the factory programmed value.

TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX795F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F256L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾ (CONTINUED)

ess										В	its								
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
90E0	ETHSTAT	31:16	_	_	_	_	_	_	_	_				BUFC	NT<7:0>				0000
0020		15:0	_	_	_	_	_	1	_	-	BUSY	TXBUSY	RXBUSY	_	_	_	_	_	0000
9100		31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	RXOVFLOW	15:0							1	RXOVFLW	CNT<15:0>	1	1			1	1		0000
9110	ETH	31:16	_	_	_	_		_	_	_	_	_	_	_	_	_	_	_	0000
	FRMTXOK	15:0							1	FRMTXOK	CNT<15:0>	ı	ı			1	ı		0000
9120	ETH	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
	SCOLFRM	15:0								SCOLFRM	CNT<15:0>								0000
9130	ETH MCOLFRM	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
		15:0							1	MCOLFRM	CNT<15:0>		I				l		0000
9140	ETH FRMRXOK	31:16	_	_	_	_			_			_	_	_	_	_	_	_	0000
		15:0								FRMRXOK	CNT<15:0>								0000
9150	ETH FCSERR	31:16 15:0	_	_	_	_	_	_	_	- ECSERBO	— CNT<15:0>	_	_	_	_	_	_	_	0000
		31:16																	0000
9160	ETH ALGNERR	15:0	_	_	_	_			_	AL CNEDD	— CNT<15:0>	_	_	_	_	_	_	_	0000
	7120112111	31:16	_	_	_	_	_	_	_	—	—	_	_	_	_	_	_	_	0000
9200	EMAC1		SOFT	SIM	_		RESET	RESET	RESET	RESET	_	_	_						
	CFG1	15:0	RESET	RESET		_	RMCS	RFUN	TMCS	TFUN	1	_	_	LOOPBACK	TXPAUSE	RXPAUSE	PASSALL	RXENABLE	800D
	EMAC1	31:16	_	_	_	_		-	_	_	_	_	_	_	_	_	_	_	0000
9210	CFG2	15:0	_	EXCESS DFR	BP NOBKOFF	NOBKOFF	_	-	LONGPRE	PUREPRE	AUTOPAD	VLANPAD	PAD ENABLE	CRC ENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX	4082
9220	EMAC1	31:16		_	_	_	_	_	_	1	_	_	_	_	_	_	_	_	0000
9220	IPGT	15:0	1	_	_	-	_	_	_	_	_			B	2BIPKTGP<6	:0>			0012
9230	EMAC1	31:16	_	-	_	_	_	I	_	_	_	_	_	-	_	_	_	-	0000
3230	IPGR	15:0	_			NB2	BIPKTGP1<	6:0>			_			NB	2BIPKTGP2<	6:0>			0C12
9240	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
3240	CLRT	15:0	-	_			CWINDO)W<5:0>			_	_	_	-		RET	(<3:0>		370F
9250	EMAC1	31:16	_	_	_	_	_	-	_		_	_	_	_	_	_	_	_	0000
0200	MAXF	15:0								MACMA	XF<15:0>								05EE

egend: x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

^{2:} Reset values default to the factory programmed value.

TABLE 4-47: ETHERNET CONTROLLER REGISTER SUMMARY FOR PIC32MX664F064H, PIC32MX664F128H, PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256H, PIC32MX675F512H, PIC32MX695F512H, PIC32MX775F256H, PIC32MX775F512H, PIC32MX795F512H, PIC32MX795F512L, PIC32MX764F128L, PIC32MX775F256L, PIC32MX775F256L, PIC32MX775F512L AND PIC32MX795F512L DEVICES⁽¹⁾ (CONTINUED)

ess										В	its			,					
Virtual Address (BF88_#)	Register Name	Bit Range	31/15	30/14	29/13	28/12	27/11	26/10	25/9	24/8	23/7	22/6	21/5	20/4	19/3	18/2	17/1	16/0	All Resets
	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	0000
9260	SUPP	15:0	_	_	_	_	RESET RMII	_	_	SPEED RMII	_	_	_	_	_	_	_	_	1000
9270	EMAC1	31:16	-	-	_	_	_	-	_	_	-	_	_	_	_	_	_	_	0000
3270	TEST	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	TESTBP	TESTPAUSE	SHRTQNTA	0000
	EMAC1	31:16	_	_	_		_	_		_	_	_	_	_	_	_	_	_	0000
9280	MCFG	15:0	RESET MGMT	1	_	-	_	1	_	_	-	_		CLKSE	L<3:0>		NOPRE	SCANINC	0020
9290	EMAC1	31:16	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
9290	MCMD	15:0	_	_	_	_	_	_	_	_	_	_	_	_	_	_	SCAN	READ	0000
92A0	EMAC1	31:16	-	-	_	_	_	_	_	_	-	_	_	_	_	_	_	_	0000
02,10	MADR	15:0	_	_	_		P	HYADDR<4:0	>		_	_	_		F	REGADDR<4:0)>		0100
92B0	EMAC1	31:16	_	_	_	_	_	_	_	_	_	_	_	_	_	_		_	0000
	MWTD	15:0								MWTD									0000
92C0	EMAC1 MRDD	31:16	_	_	_	_	_	_	_			_	_	_	_	_		_	0000
		15:0								MRDD								1	0000
92D0	EMAC1 MIND	31:16			_	_	_		_	_		_		_	-	—		—	0000
		15:0 31:16			_			_				_			LINKFAIL	NOTVALID	SCAN	MIIMBUSY	_
9300	EMAC1 SA0 ⁽²⁾	15:0										_							
		31:16	_			—	- K0<7.0>		_	_	_	_	_	—		_			
9310	EMAC1 SA1 ⁽²⁾	15:0	xxxx STNADDR4<7:0> STNADDR3<7:0> xxxx																
		31:16	_	_	_	_	—	_	_	_	_	_	_	—	—	_	_	_	XXXX
9320	EMAC1 SA2 ⁽²⁾	15:0				STNADD									DR1<7:0>				XXXX
l egend								a shown in he						2110102					1

Legend: Note 1:

x = unknown value on Reset; — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

All registers in this table (with the exception of ETHSTAT) have corresponding CLR, SET and INV registers at their virtual addresses, plus offsets of 0x4, 0x8 and 0xC, respectively. See Section 12.1.1 "CLR, SET and INV Registers" for more information.

2: Reset values default to the factory programmed value.

5.0 FLASH PROGRAM MEMORY

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 5. "Flash Program Memory" (DS61121) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX5XX/6XX/7XX devices contain an internal Flash program memory for executing user code. There are three methods by which the user can program this memory:

- 1. Run-Time Self-Programming (RTSP)
- 2. EJTAG Programming
- 3. In-Circuit Serial Programming™ (ICSP™)

RTSP is performed by software executing from either Flash or RAM memory. Information about RTSP techniques is available in **Section 5**. "Flash Program Memory" (DS61121) in the "PIC32 Family Reference Manual".

EJTAG is performed using the EJTAG port of the device and an EJTAG capable programmer.

ICSP is performed using a serial data connection to the device and allows much faster programming times than RTSP.

The EJTAG and ICSP methods are described in the "PIC32 Flash Programming Specification" (DS61145), which can be downloaded from the Microchip web site.

6.0 RESETS

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 7. "Resets" (DS61118) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Reset module combines all Reset sources and controls the device Master Reset signal, SYSRST. The following is a list of device Reset sources:

· POR: Power-on Reset

MCLR: Master Clear Reset pin

· SWR: Software Reset


· WDTR: Watchdog Timer Reset

• BOR: Brown-out Reset

· CMR: Configuration Mismatch Reset

A simplified block diagram of the Reset module is illustrated in Figure 6-1.

FIGURE 6-1: SYSTEM RESET BLOCK DIAGRAM



7.0 INTERRUPT CONTROLLER

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Interrupts" (DS61108) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

PIC32MX5XX/6XX/7XX devices generate interrupt requests in response to interrupt events from peripheral modules. The interrupt control module exists externally to the CPU logic and prioritizes the interrupt events before presenting them to the CPU.

The PIC32MX5XX/6XX/7XX interrupt module includes the following features:

- · Up to 96 interrupt sources
- · Up to 64 interrupt vectors
- · Single and multi-vector mode operations
- · Five external interrupts with edge polarity control
- · Interrupt proximity timer
- · Module freeze in Debug mode
- Seven user-selectable priority levels for each vector
- Four user-selectable subpriority levels within each priority
- Dedicated shadow set for user-selectable priority level
- · Software can generate any interrupt
- · User-configurable interrupt vector table location
- · User-configurable interrupt vector spacing

A simplified block diagram of the Interrupt Controller module is illustrated in Figure 7-1.

FIGURE 7-1: INTERRUPT CONTROLLER MODULE




TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION

Intor (1)	IDC	Vector		Interru	ot Bit Location	
Interrupt Source ⁽¹⁾	IRQ	Number	Flag	Enable	Priority	Sub-Priority
	Highe	est Natural	Order Priority	y		<u> </u>
CT – Core Timer Interrupt	0	0	IFS0<0>	IEC0<0>	IPC0<4:2>	IPC0<1:0>
CS0 – Core Software Interrupt 0	1	1	IFS0<1>	IEC0<1>	IPC0<12:10>	IPC0<9:8>
CS1 – Core Software Interrupt 1	2	2	IFS0<2>	IEC0<2>	IPC0<20:18>	IPC0<17:16>
INT0 – External Interrupt 0	3	3	IFS0<3>	IEC0<3>	IPC0<28:26>	IPC0<25:24>
T1 – Timer1	4	4	IFS0<4>	IEC0<4>	IPC1<4:2>	IPC1<1:0>
IC1 – Input Capture 1	5	5	IFS0<5>	IEC0<5>	IPC1<12:10>	IPC1<9:8>
OC1 – Output Compare 1	6	6	IFS0<6>	IEC0<6>	IPC1<20:18>	IPC1<17:16>
INT1 – External Interrupt 1	7	7	IFS0<7>	IEC0<7>	IPC1<28:26>	IPC1<25:24>
T2 – Timer2	8	8	IFS0<8>	IEC0<8>	IPC2<4:2>	IPC2<1:0>
IC2 – Input Capture 2	9	9	IFS0<9>	IEC0<9>	IPC2<12:10>	IPC2<9:8>
OC2 – Output Compare 2	10	10	IFS0<10>	IEC0<10>	IPC2<20:18>	IPC2<17:16>
INT2 – External Interrupt 2	11	11	IFS0<11>	IEC0<11>	IPC2<28:26>	IPC2<25:24>
T3 – Timer3	12	12	IFS0<12>	IEC0<12>	IPC3<4:2>	IPC3<1:0>
IC3 – Input Capture 3	13	13	IFS0<13>	IEC0<13>	IPC3<12:10>	IPC3<9:8>
OC3 – Output Compare 3	14	14	IFS0<14>	IEC0<14>	IPC3<20:18>	IPC3<17:16>
INT3 – External Interrupt 3	15	15	IFS0<15>	IEC0<15>	IPC3<28:26>	IPC3<25:24>
T4 – Timer4	16	16	IFS0<16>	IEC0<16>	IPC4<4:2>	IPC4<1:0>
IC4 – Input Capture 4	17	17	IFS0<17>	IEC0<17>	IPC4<12:10>	IPC4<9:8>
OC4 – Output Compare 4	18	18	IFS0<18>	IEC0<18>	IPC4<20:18>	IPC4<17:16>
INT4 – External Interrupt 4	19	19	IFS0<19>	IEC0<19>	IPC4<28:26>	IPC4<25:24>
T5 – Timer5	20	20	IFS0<20>	IEC0<20>	IPC5<4:2>	IPC5<1:0>
IC5 – Input Capture 5	21	21	IFS0<21>	IEC0<21>	IPC5<12:10>	IPC5<9:8>
OC5 – Output Compare 5	22	22	IFS0<22>	IEC0<22>	IPC5<20:18>	IPC5<17:16>
SPI1E – SPI1 Fault	23	23	IFS0<23>	IEC0<23>	IPC5<28:26>	IPC5<25:24>
SPI1RX – SPI1 Receive Done	24	23	IFS0<24>	IEC0<24>	IPC5<28:26>	IPC5<25:24>
SPI1TX – SPI1 Transfer Done	25	23	IFS0<25>	IEC0<25>	IPC5<28:26>	IPC5<25:24>
U1E – UART1 Error						
SPI3E – SPI3 Fault	26	24	IFS0<26>	IEC0<26>	IPC6<4:2>	IPC6<1:0>
I2C3B – I2C3 Bus Collision Event						
U1RX – UART1 Receiver						
SPI3RX – SPI3 Receive Done	27	24	IFS0<27>	IEC0<27>	IPC6<4:2>	IPC6<1:0>
I2C3S - I2C3 Slave Event	1					
U1TX – UART1 Transmitter						
SPI3TX – SPI3 Transfer Done	28	24	IFS0<28>	IEC0<28>	IPC6<4:2>	IPC6<1:0>
I2C3M – I2C3 Master Event						
I2C1B – I2C1 Bus Collision Event	29	25	IFS0<29>	IEC0<29>	IPC6<12:10>	IPC6<9:8>
I2C1S - I2C1 Slave Event	30	25	IFS0<30>	IEC0<30>	IPC6<12:10>	IPC6<9:8>
I2C1M – I2C1 Master Event	31	25	IFS0<31>	IEC0<31>	IPC6<12:10>	IPC6<9:8>
CN – Input Change Interrupt	32	26	IFS1<0>	IEC1<0>	IPC6<20:18>	IPC6<17:16>
AD1 – ADC1 Convert Done	33	27	IFS1<1>	IEC1<1>	IPC6<28:26>	IPC6<25:24>

Note 1: Not all interrupt sources are available on all devices. See Table 1, Table 2 and Table 3 for the list of available peripherals.

TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

(1)		Vector		Interru	ot Bit Location	
Interrupt Source ⁽¹⁾	IRQ	Number	Flag	Enable	Priority	Sub-Priority
PMP – Parallel Master Port	34	28	IFS1<2>	IEC1<2>	IPC7<4:2>	IPC7<1:0>
CMP1 – Comparator Interrupt	35	29	IFS1<3>	IEC1<3>	IPC7<12:10>	IPC7<9:8>
CMP2 – Comparator Interrupt	36	30	IFS1<4>	IEC1<4>	IPC7<20:18>	IPC7<17:16>
U3E – UART2A Error SPI2E – SPI2 Fault I2C4B – I2C4 Bus Collision Event	37	31	IFS1<5>	IEC1<5>	IPC7<28:26>	IPC7<25:24>
U3RX – UART2A Receiver SPI2RX – SPI2 Receive Done I2C4S – I2C4 Slave Event	38	31	IFS1<6>	IEC1<6>	IPC7<28:26>	IPC7<25:24>
U3TX – UART2A Transmitter SPI2TX – SPI2 Transfer Done IC4M – I2C4 Master Event	39	31	IFS1<7>	IEC1<7>	IPC7<28:26>	IPC7<25:24>
U2E – UART3A Error SPI4E – SPI4 Fault I2C5B – I2C5 Bus Collision Event	40	32	IFS1<8>	IEC1<8>	IPC8<4:2>	IPC8<1:0>
U2RX – UART3A Receiver SPI4RX – SPI4 Receive Done I2C5S – I2C5 Slave Event	41	32	IFS1<9>	IEC1<9>	IPC8<4:2>	IPC8<1:0>
U2TX – UART3A Transmitter SPI4TX – SPI4 Transfer Done IC5M – I2C5 Master Event	42	32	IFS1<10>	IEC1<10>	IPC8<4:2>	IPC8<1:0>
I2C2B – I2C2 Bus Collision Event	43	33	IFS1<11>	IEC1<11>	IPC8<12:10>	IPC8<9:8>
I2C2S – I2C2 Slave Event	44	33	IFS1<12>	IEC1<12>	IPC8<12:10>	IPC8<9:8>
I2C2M – I2C2 Master Event	45	33	IFS1<13>	IEC1<13>	IPC8<12:10>	IPC8<9:8>
FSCM – Fail-Safe Clock Monitor	46	34	IFS1<14>	IEC1<14>	IPC8<20:18>	IPC8<17:16>
RTCC – Real-Time Clock and Calendar	47	35	IFS1<15>	IEC1<15>	IPC8<28:26>	IPC8<25:24>
DMA0 – DMA Channel 0	48	36	IFS1<16>	IEC1<16>	IPC9<4:2>	IPC9<1:0>
DMA1 – DMA Channel 1	49	37	IFS1<17>	IEC1<17>	IPC9<12:10>	IPC9<9:8>
DMA2 – DMA Channel 2	50	38	IFS1<18>	IEC1<18>	IPC9<20:18>	IPC9<17:16>
DMA3 – DMA Channel 3	51	39	IFS1<19>	IEC1<19>	IPC9<28:26>	IPC9<25:24>
DMA4 – DMA Channel 4	52	40	IFS1<20>	IEC1<20>	IPC10<4:2>	IPC10<1:0>
DMA5 – DMA Channel 5	53	41	IFS1<21>	IEC1<21>	IPC10<12:10>	IPC10<9:8>
DMA6 – DMA Channel 6	54	42	IFS1<22>	IEC1<22>	IPC10<20:18>	IPC10<17:16>
DMA7 – DMA Channel 7	55	43	IFS1<23>	IEC1<23>	IPC10<28:26>	IPC10<25:24>
FCE – Flash Control Event	56	44	IFS1<24>	IEC1<24>	IPC11<4:2>	IPC11<1:0>
USB – USB Interrupt	57	45	IFS1<25>	IEC1<25>	IPC11<12:10>	IPC11<9:8>
CAN1 – Control Area Network 1	58	46	IFS1<26>	IEC1<26>	IPC11<20:18>	IPC11<17:16>
CAN2 – Control Area Network 2	59	47	IFS1<27>	IEC1<27>	IPC11<28:26>	IPC11<25:24>
ETH – Ethernet Interrupt	60	48	IFS1<28>	IEC1<28>	IPC12<4:2>	IPC12<1:0>
IC1E – Input Capture 1 Error	61	5	IFS1<29>	IEC1<29>	IPC1<12:10>	IPC1<9:8>
IC2E – Input Capture 2 Error	62	9	IFS1<30>	IEC1<30>	IPC2<12:10>	IPC2<9:8>
IC3E – Input Capture 3 Error	63	13	IFS1<31>	IEC1<31>	IPC3<12:10>	IPC3<9:8>
IC4E – Input Capture 4 Error	64	17	IFS2<0>	IEC2<0>	IPC4<12:10>	IPC4<9:8>

Note 1: Not all interrupt sources are available on all devices. See Table 1, Table 2 and Table 3 for the list of available peripherals.

TABLE 7-1: INTERRUPT IRQ, VECTOR AND BIT LOCATION (CONTINUED)

Interrupt Source ⁽¹⁾	IRQ	Vector		Interru	ot Bit Location	
interrupt Source	IKQ	Number	Flag	Enable	Priority	Sub-Priority
IC4E – Input Capture 5 Error	65	21	IFS2<1>	IEC2<1>	IPC5<12:10>	IPC5<9:8>
PMPE – Parallel Master Port Error	66	28	IFS2<2>	IEC2<2>	IPC7<4:2>	IPC7<1:0>
U4E – UART4 Error	67	49	IFS2<3>	IEC2<3>	IPC12<12:10>	IPC12<9:8>
U4RX – UART4 Receiver	68	49	IFS2<4>	IEC2<4>	IPC12<12:10>	IPC12<9:8>
U4TX – UART4 Transmitter	69	49	IFS2<5>	IEC2<5>	IPC12<12:10>	IPC12<9:8>
U6E – UART6 Error	70	50	IFS2<6>	IEC2<6>	IPC12<20:18>	IPC12<17:16>
U6RX – UART6 Receiver	71	50	IFS2<7>	IEC2<7>	IPC12<20:18>	IPC12<17:16>
U6TX – UART6 Transmitter	72	50	IFS2<8>	IEC2<8>	IPC12<20:18>	IPC12<17:16>
U5E – UART5 Error	73	51	IFS2<9>	IEC2<9>	IPC12<28:26>	IPC12<25:24>
U5RX – UART5 Receiver	74	51	IFS2<10>	IEC2<10>	IPC12<28:26>	IPC12<25:24>
U5TX – UART5 Transmitter	75	51	IFS2<11>	IEC2<11>	IPC12<28:26>	IPC12<25:24>
(Reserved)		_	_		_	_
	Lowe	est Natural (Order Priority	,		

Note 1: Not all interrupt sources are available on all devices. See Table 1, Table 2 and Table 3 for the list of available peripherals.

8.0 OSCILLATOR CONFIGURATION

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 6. "Oscillator" (DS61112) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX5XX/6XX/7XX oscillator system has the following modules and features:

- A total of four external and internal oscillator options as clock sources
- On-Chip PLL with user-selectable input divider, multiplier and output divider to boost operating frequency on select internal and external oscillator sources
- On-Chip user-selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- · Dedicated On-Chip PLL for USB peripheral

Figure 8-1shows the Oscillator module block diagram.

FIGURE 8-1: PIC32MX5XX/6XX/7XX FAMILY OSCILLATOR BLOCK DIAGRAM



9.0 PREFETCH CACHE

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 4. "Prefetch Cache" (DS61119) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


Prefetch cache increases performance for applications executing out of the cacheable program Flash memory regions by implementing instruction caching, constant data caching and instruction prefetching.

9.1 Features

- · 16 fully associative lockable cache lines
- · 16-byte cache lines
- · Up to four cache lines allocated to data
- Two cache lines with address mask to hold repeated instructions
- · Pseudo LRU replacement policy
- · All cache lines are software writable
- · 16-byte parallel memory fetch
- · Predictive instruction prefetch

A simplified block diagram of the Prefetch Cache module is illustrated in Figure 9-1.

FIGURE 9-1: PREFETCH CACHE MODULE BLOCK DIAGRAM



10.0 DIRECT MEMORY ACCESS (DMA) CONTROLLER

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 31. "Direct Memory Access (DMA) Controller" (DS61117) in the "PIC32 Family Reference Manual", which is available from Microchip the web (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PIC32 Direct Memory Access (DMA) controller is a bus master module useful for data transfers between different devices without CPU intervention. The source and destination of a DMA transfer can be any of the memory mapped modules existent in the PIC32 (such as Peripheral Bus (PBUS) devices: SPI, UART, PMP, etc.) or memory itself.

Following are some of the key features of the DMA controller module:

- · Four identical channels, each featuring:
 - Auto-increment source and destination address registers
 - Source and destination pointers
 - Memory to memory and memory to peripheral transfers

- · Automatic word-size detection:
 - Transfer granularity, down to byte level
 - Bytes need not be word-aligned at source and destination
- · Fixed priority channel arbitration
- Flexible DMA channel operating modes:
 - Manual (software) or automatic (interrupt)
 DMA requests
 - One-Shot or Auto-Repeat Block Transfer modes
 - Channel-to-channel chaining
- · Flexible DMA requests:
 - A DMA request can be selected from any of the peripheral interrupt sources
 - Each channel can select any (appropriate) observable interrupt as its DMA request source
 - A DMA transfer abort can be selected from any of the peripheral interrupt sources
 - Pattern (data) match transfer termination
- Multiple DMA channel status interrupts:
 - DMA channel block transfer complete
 - Source empty or half empty
 - Destination full or half full
 - DMA transfer aborted due to an external event
 - Invalid DMA address generated
- DMA debug support features:
 - Most recent address accessed by a DMA channel
 - Most recent DMA channel to transfer data
- · CRC Generation module:
 - CRC module can be assigned to any of the available channels
 - CRC module is highly configurable

FIGURE 10-1: DMA BLOCK DIAGRAM



11.0 USB ON-THE-GO (OTG)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 27. "USB On-The-Go (OTG)" (DS61126) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCl or OHCl controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB DMA controller, pull-up and pull-down resistors, and the register interface. A block diagram of the PIC32 USB OTG module is presented in Figure 11-1.


The clock generator provides the 48 MHz clock required for USB full-speed and low-speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the hardware protocol for data transfers. The USB DMA controller transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

The PIC32 USB module includes the following features:

- · USB Full-speed support for host and device
- · Low-speed host support
- · USB OTG support
- · Integrated signaling resistors
- Integrated analog comparators for VBUS monitoring
- · Integrated USB transceiver
- Transaction handshaking performed by hardware
- Endpoint buffering anywhere in system RAM
- Integrated DMA to access system RAM and Flash

Note: Th

The implementation and use of the USB specifications, as well as other third party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.



DS61156G-page 132

12.0 I/O PORTS

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 12. "I/O Ports" (DS61120) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


General purpose I/O pins are the simplest of peripherals. They allow the PIC® MCU to monitor and control other devices. To add flexibility and functionality, some pins are multiplexed with alternate function(s). These functions depend on which peripheral features are on the device. In general, when a peripheral is functioning, that pin may not be used as a general purpose I/O pin.

Following are some of the key features of this module:

- · Individual output pin open-drain enable/disable
- Individual input pin weak pull-up enable/disable
- Monitor selective inputs and generate interrupt when change in pin state is detected
- · Operation during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers

Figure 12-1 illustrates a block diagram of a typical multiplexed I/O port.

FIGURE 12-1: BLOCK DIAGRAM OF A TYPICAL MULTIPLEXED PORT STRUCTURE



12.1 Parallel I/O (PIO) Ports

All port pins have three registers (TRIS, LAT and PORT) that are directly associated with their operation.

TRIS is a Data Direction or Tri-State Control register that determines whether a digital pin is an input or an output. Setting a TRISx register bit = 1, configures the corresponding I/O pin as an input; setting a TRISx register bit = 0, configures the corresponding I/O pin as an output. All port I/O pins are defined as inputs after a device Reset. Certain I/O pins are shared with analog peripherals and default to analog inputs after a device Reset.

PORT is a register used to read the current state of the signal applied to the port I/O pins. Writing to a PORTx register performs a write to the port's latch, LATx register, latching the data to the port's I/O pins.

LAT is a register used to write data to the port I/O pins. The LATx Latch register holds the data written to either the LATx or PORTx registers. Reading the LATx Latch register reads the last value written to the corresponding PORT or Latch register.

Not all port I/O pins are implemented on some devices, therefore, the corresponding PORTx, LATx and TRISx register bits will read as zeros.

12.1.1 CLR, SET AND INV REGISTERS

Every I/O module register has a corresponding CLR (clear), SET (set) and INV (invert) register designed to provide fast atomic bit manipulations. As the name of the register implies, a value written to a SET, CLR or INV register effectively performs the implied operation, but only on the corresponding base register and only bits specified as '1' are modified. Bits specified as '0' are not modified.

Reading SET, CLR and INV registers returns undefined values. To see the affects of a write operation to a SET, CLR or INV register, the base register must be read.

Note:

Using a PORTxINV register to toggle a bit is recommended because the operation is performed in hardware atomically, using fewer instructions, as compared to the traditional read-modify-write method shown below:

PORTC $^ = 0 \times 0001;$

12.1.2 DIGITAL INPUTS

Pins are configured as digital inputs by setting the corresponding TRIS register bits = 1. When configured as inputs, they are either TTL buffers or Schmitt Triggers. Several digital pins share functionality with analog inputs and default to the analog inputs at POR. Setting the corresponding bit in the AD1PCFG register = 1 enables the pin as a digital pin.

The maximum input voltage allowed on the input pins is the same as the maximum VIH specification. Refer to **Section 31.0 "Electrical Characteristics"** for VIH specification details.

Note:

Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

12.1.3 ANALOG INPUTS

Certain pins can be configured as analog inputs used by the ADC and comparator modules. Setting the corresponding bits in the AD1PCFG register = 0 enables the pin as an analog input pin and must have the corresponding TRIS bit set = 1 (input). If the TRIS bit is cleared = 0 (output), the digital output level (VOH or VOL) will be converted. Any time a port I/O pin is configured as analog, its digital input is disabled and the corresponding PORTx register bit will read '0'. The AD1PCFG register has a default value of 0x0000; therefore, all pins that share ANx functions are analog (not digital) by default.

12.1.4 DIGITAL OUTPUTS

Pins are configured as digital outputs by setting the corresponding TRIS register bits = 0. When configured as digital outputs, these pins are CMOS drivers or can be configured as open-drain outputs by setting the corresponding bits in the Open-Drain Configuration (ODCx) register.

The open-drain feature allows generation of outputs higher than VDD (e.g., 5V) on any desired 5V tolerant pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

See the "Pin Diagrams" section for the available pins and their functionality.

12.1.5 ANALOG OUTPUTS

Certain pins can be configured as analog outputs, such as the CVREF output voltage used by the comparator module. Configuring the comparator reference module to provide this output will present the analog output voltage on the pin, independent of the TRIS register setting for the corresponding pin.

12.1.6 INPUT CHANGE NOTIFICATION

The input change notification function of the I/O ports (CNx) allows devices to generate interrupt requests in response to change-of-state on selected pin.

Each CNx pin also has a weak pull-up, which acts as a current source connected to the pin. The pull-ups are enabled by setting the corresponding bit in the CNPUE register.

13.0 TIMER1

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This family of PIC32 devices features one synchronous/asynchronous 16-bit timer that can operate as a free-running interval timer for various timing applications and counting external events. This timer can also be used with the Low-Power Secondary Oscillator (Sosc) for Real-Time Clock (RTC) applications. The following modes are supported:


- · Synchronous Internal Timer
- · Synchronous Internal Gated Timer
- · Synchronous External Timer
- · Asynchronous External Timer

13.1 Additional Supported Features

- · Selectable clock prescaler
- Timer operation during CPU Idle and Sleep mode
- Fast bit manipulation using CLR, SET and INV registers
- Asynchronous mode can be used with the Sosc to function as a Real-Time Clock (RTC)

A simplified block diagram of the Timer1 module is illustrated in Figure 13-1.

FIGURE 13-1: TIMER1 BLOCK DIAGRAM⁽¹⁾



14.0 TIMER2/3, TIMER4/5

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 14. "Timers" (DS61105) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This family of PIC32 devices features four synchronous 16-bit timers (default) that can operate as a freerunning interval timer for various timing applications and counting external events. The following modes are supported:

- · Synchronous internal 16-bit timer
- · Synchronous internal 16-bit gated timer
- · Synchronous external 16-bit timer

Two 32-bit synchronous timers are available by combining Timer2 with Timer3 and Timer4 with Timer5. The 32-bit timers can operate in three modes:

- · Synchronous internal 32-bit timer
- · Synchronous internal 32-bit gated timer
- · Synchronous external 32-bit timer

In this chapter, references to registers, TxCON, TMRx and PRx, use 'x' to represent Timer2 through 5 in 16-bit modes. In 32-bit modes, 'x' represents Timer2 or 4; 'y' represents Timer3 or 5.

14.1 Additional Supported Features

· Selectable clock prescaler

Note:

- · Timers operational during CPU idle
- Time base for Input Capture and Output Compare modules (Timer2 and Timer3 only)
- ADC event trigger (Timer3 only)
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 14-1: TIMER2/3, 4/5 BLOCK DIAGRAM (16-BIT)





FIGURE 14-2: TIMER2/3, 4/5 BLOCK DIAGRAM (32-BIT)⁽¹⁾



- **Note 1:** In this diagram, the use of 'x' in registers, TxCON, TMRx, PRx and TxCK, refers to either Timer2 or Timer4; the use of 'y' in registers, TyCON, TMRy, PRy, TyIF, refers to either Timer3 or Timer5.
 - 2: TxCK pins are not available on 64-pin devices.
 - 3: ADC event trigger is available only on the Timer2/3 pair.

15.0 INPUT CAPTURE

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 15. "Input Capture" (DS61122) of the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Input Capture module is useful in applications requiring frequency (period) and pulse measurement.

The Input Capture module captures the 16-bit or 32-bit value of the selected Time Base registers when an event occurs at the ICx pin. The following events cause capture events:

- 1. Simple capture event modes
 - Capture timer value on every falling edge of input at ICx pin
 - Capture timer value on every rising edge of input at ICx pin
- Capture timer value on every edge (rising and falling)
- 3. Capture timer value on every edge (rising and falling), specified edge first.
- 4. Prescaler capture event modes
 - Capture timer value on every 4th rising edge of input at ICx pin
 - Capture timer value on every 16th rising edge of input at ICx pin

Each input capture channel can select between one of two 16-bit timers (Timer2 or Timer3) for the time base, or two 16-bit timers (Timer2 and Timer3) together to form a 32-bit timer. The selected timer can use either an internal or external clock.

Other operational features include:

- Device wake-up from capture pin during CPU Sleep and Idle modes
- · Interrupt on input capture event
- 4-word FIFO buffer for capture values Interrupt optionally generated after 1, 2, 3 or 4 buffer locations are filled

Peripheral Data Bus

 Input capture can also be used to provide additional sources of external interrupts

ICx Input Timer3 Timer2 **ICTMR** Ω C32 **FIFO Control** ICxBUF<31:16> ICxBUF<15:0> Prescaler Edge Detect 1 4 16 ICM<2:0> ICM<2:0> **FEDGE** ICBNE **ICOV** Interrupt Event **ICxCON** J ICI<1:0> Generation Data Space Interface

Interrupt

FIGURE 15-1: INPUT CAPTURE BLOCK DIAGRAM

16.0 OUTPUT COMPARE

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 16. "Output Compare" (DS61111) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Output Compare module (OCMP) is used to generate a single pulse or a train of pulses in response to selected time base events. For all modes of operation, the OCMP module compares the values stored in the OCxR and/or the OCxRS registers to the value in the selected timer. When a match occurs, the OCMP module generates an event based on the selected mode of operation.

The following are some of the key features:

- Multiple Output Compare Modules in a device
- Programmable interrupt generation on compare event
- · Single and Dual Compare modes
- Single and continuous output pulse generation
- · Pulse-Width Modulation (PWM) mode
- Hardware-based PWM Fault detection and automatic output disable
- Programmable selection of 16-bit or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base

FIGURE 16-1: OUTPUT COMPARE MODULE BLOCK DIAGRAM



- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels, 1 through 5.
 - 2: The OCFA pin controls the OC1-OC4 channels. The OCFB pin controls the OC5 channel.
 - 3: Each output compare channel can use one of two selectable 16-bit time bases or a single 32-bit timer base.

17.0 SERIAL PERIPHERAL INTERFACE (SPI)


- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 23. "Serial Peripheral Interface (SPI)" (DS61106) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The SPI module is a synchronous serial interface that is useful for communicating with external peripherals and other microcontroller devices. These peripheral devices may be Serial EEPROMs, Shift registers, display drivers, Analog-to-Digital Converters, etc. The PIC32 SPI module is compatible with Motorola® SPI and SIOP interfaces.

Following are some of the key features of this module:

- · Master and Slave modes support
- · Four different clock formats
- · Enhanced Framed SPI protocol support
- User-configurable 8-bit, 16-bit and 32-bit data width
- Separate SPI FIFO buffers for receive and transmit
 - FIFO buffers act as 4/8/16-level deep FIFOs based on 32/16/8-bit data width
- Programmable interrupt event on every 8-bit, 16-bit and 32-bit data transfer
- · Operation during CPU Sleep and Idle mode
- Fast bit manipulation using CLR, SET and INV registers

FIGURE 17-1: SPI MODULE BLOCK DIAGRAM



18.0 INTER-INTEGRATED CIRCUIT™ (I²C™)

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 24. "Inter-Integrated Circuit™ (I²C™)" (DS61116) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The I^2C module provides complete hardware support for both Slave and Multi-Master modes of the I^2C serial communication standard. Figure 18-1 illustrates the I^2C module block diagram.

Each I²C module has a 2-pin interface: the SCLx pin is clock and the SDAx pin is data.

Each I²C module offers the following key features:

- I²C interface supporting both master and slave operation
- I²C Slave mode supports 7-bit and 10-bit addressing
- I²C Master mode supports 7-bit and 10-bit addressing
- I²C port allows bidirectional transfers between master and slaves
- Serial clock synchronization for the I²C port can be used as a handshake mechanism to suspend and resume serial transfer (SCLREL control)
- I²C supports multi-master operation; detects bus collision and arbitrates accordingly
- · Provides support for address bit masking

FIGURE 18-1: I²C™ BLOCK DIAGRAM



19.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 21. "Universal Asynchronous Receiver Transmitter (UART)" (DS61107) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The UART module is one of the serial I/O modules available in PIC32MX5XX/6XX/7XX family devices. The UART is a full-duplex, asynchronous communication channel that communicates with peripheral devices and personal computers through protocols, such as RS-232, RS-485, LIN 1.2 and IrDA $^{\tiny (I)}$. The module also supports the hardware flow control option, with $\overline{\text{UxCTS}}$ and $\overline{\text{UxRTS}}$ pins, and also includes an IrDA encoder and decoder.

The primary features of the UART module are:

- · Full-duplex, 8-bit or 9-bit data transmission
- Even, Odd or No Parity options (for 8-bit data)
- · One or two Stop bits
- · Hardware auto-baud feature
- Hardware flow control option
- Fully integrated Baud Rate Generator (BRG) with 16-bit prescaler
- Baud rates ranging from 76 bps to 20 Mbps at 80 MHz
- 8-level deep First-In-First-Out (FIFO) transmit data buffer
- · 8-level deep FIFO receive data buffer
- · Parity, framing and buffer overrun error detection
- Support for interrupt-only on address detect (9th bit = 1)
- · Separate transmit and receive interrupts
- · Loopback mode for diagnostic support
- LIN 1.2 Protocol support
- IrDA encoder and decoder with 16x baud clock output for external IrDA encoder/decoder support

Figure 19-1 illustrates a simplified block diagram of the UART.

FIGURE 19-1: UART SIMPLIFIED BLOCK DIAGRAM






Figure 19-2 and Figure 19-3 illustrate typical receive and transmit timing for the UART module.

FIGURE 19-2: UART RECEPTION







20.0 PARALLEL MASTER PORT (PMP)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 13. "Parallel Master Port (PMP)" (DS61128) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The PMP is a parallel 8-bit/16-bit input/output module specifically designed to communicate with a wide variety of parallel devices, such as communications peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP module is highly configurable. Figure 20-1 shows the PMP module pinout and its connections to external devices.

Key features of the PMP module include:

- · 8-bit. 16-bit interface
- · Up to 16 programmable address lines
- · Up to two Chip Select lines
- Programmable strobe options
 - Individual read and write strobes, or
 - Read/write strobe with enable strobe
- · Address auto-increment/auto-decrement
- · Programmable address/data multiplexing
- · Programmable polarity on control signals
- · Parallel Slave Port support
 - Legacy addressable
 - Address support
 - 4-byte deep auto-incrementing buffer
- · Programmable wait states
- · Operates during CPU Sleep and Idle modes
- Fast bit manipulation using CLR, SET and INV registers
- · Freeze option for in-circuit debugging

Note: On 64-pin devices, the PMD<15:8> data pins are not available.

FIGURE 20-1: PMP MODULE PINOUT AND CONNECTIONS TO EXTERNAL DEVICES



NOTES:

21.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 29. "Real-Time Clock and Calendar (RTCC)" (DS61125) in the "PIC32 Family Reference Manual", which is available from the Microchip web (www.microchip.com/PIC32).


2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32 RTCC module is intended for applications in which accurate time must be maintained for extended periods of time with minimal or no CPU intervention. Low-power optimization provides extended battery lifetime while keeping track of time. A simplified block diagram of the RTCC module is illustrated in Figure 21-1.

Following are some of the key features of this module:

- · Time: hours, minutes and seconds
- 24-hour format (military time)
- · Visibility of one-half second period
- Provides calendar: Weekday, date, month and vear
- Alarm intervals are configurable for half of a second, one second, 10 seconds, one minute, 10 minutes, one hour, one day, one week, one month and one year
- · Alarm repeat with decrementing counter
- · Alarm with indefinite repeat: Chime
- · Year range: 2000 to 2099
- Leap year correction
- · BCD format for smaller firmware overhead
- · Optimized for long-term battery operation
- · Fractional second synchronization
- User calibration of the clock crystal frequency with auto-adjust
- Calibration range: ±0.66 seconds error per month
- · Calibrates up to 260 ppm of crystal error
- Requirements: External 32.768 kHz clock crystal
- Alarm pulse or seconds clock output on RTCC pin

FIGURE 21-1: RTCC BLOCK DIAGRAM



NOTES:

22.0 10-BIT ANALOG-TO-DIGITAL CONVERTER (ADC)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 17. "10-bit Analog-to-Digital Converter (ADC)" (DS61104) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The PIC32MX5XX/6XX/7XX 10-bit Analog-to-Digital Converter (ADC) includes the following features:

- Successive Approximation Register (SAR) conversion
- · Up to 1 Msps conversion speed
- · Up to 16 analog input pins
- · External voltage reference input pins

- One unipolar, differential Sample and Hold Amplifier (SHA)
- · Automatic Channel Scan mode
- · Selectable conversion trigger source
- · 16-word conversion result buffer
- Selectable buffer fill modes
- · Eight conversion result format options
- · Operation during CPU Sleep and Idle modes

A block diagram of the 10-bit ADC is illustrated in Figure 22-1. The 10-bit ADC has up to 16 analog input pins, designated AN0-AN15. In addition, there are two analog input pins for external voltage reference connections. These voltage reference inputs may be shared with other analog input pins and may be common to other analog module references.

The analog inputs are connected through two multiplexers (MUXs) to one SHA. The analog input MUXs can be switched between two sets of analog inputs between conversions. Unipolar differential conversions are possible on all channels, other than the pin used as the reference, using a reference input pin (see Figure 22-1).

The Analog Input Scan mode sequentially converts user-specified channels. A control register specifies which analog input channels will be included in the scanning sequence.

The 10-bit ADC is connected to a 16-word result buffer. Each 10-bit result is converted to one of eight 32-bit output formats when it is read from the result buffer.

FIGURE 22-1: ADC1 MODULE BLOCK DIAGRAM





FIGURE 22-2: ADC CONVERSION CLOCK PERIOD BLOCK DIAGRAM



23.0 CONTROLLER AREA NETWORK (CAN)

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 34. "Controller Area Network (CAN)" (DS61154) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Controller Area Network (CAN) module supports the following key features:

- · Standards Compliance:
 - Full CAN 2.0B compliance
 - Programmable bit rate up to 1 Mbps

- · Message Reception and Transmission:
 - 32 message FIFOs
 - Each FIFO can have up to 32 messages for a total of 1024 messages
 - FIFO can be a transmit message FIFO or a receive message FIFO
 - User-defined priority levels for message FIFOs used for transmission
 - 32 acceptance filters for message filtering
 - Four acceptance filter mask registers for message filtering
 - Automatic response to remote transmit request
 - DeviceNet™ addressing support
- · Additional Features:
 - Loopback, Listen All Messages and Listen Only modes for self-test, system diagnostics and bus monitoring
 - Low-power operating modes
 - CAN module is a bus master on the PIC32 system bus
 - Use of DMA is not required
 - Dedicated time-stamp timer
 - Dedicated DMA channels
 - Data-only Message Reception mode

Figure 23-1 illustrates the general structure of the CAN module.

FIGURE 23-1: PIC32 CAN MODULE BLOCK DIAGRAM



NOTES:

24.0 ETHERNET CONTROLLER

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 35. "Ethernet Controller" (DS61155) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

The Ethernet controller is a bus master module that interfaces with an off-chip Physical Layer (PHY) to implement a complete Ethernet node in a system.

Following are some of the key features of this module:

- · Supports 10/100 Mbps data transfer rates
- · Supports full-duplex and half-duplex operation
- · Supports RMII and MII PHY interface
- Supports MIIM PHY management interface
- · Supports both manual and automatic flow control
- RAM descriptor-based DMA operation for both receive and transmit path
- · Fully configurable interrupts
- · Configurable receive packet filtering
 - CRC check
 - 64-byte pattern match
 - Broadcast, multicast and unicast packets
 - Magic Packet™
 - 64-bit hash table
 - Runt packet
- · Supports packet payload checksum calculation
- · Supports various hardware statistics counters

Figure 24-1 illustrates a block diagram of the Ethernet controller.

FIGURE 24-1: ETHERNET CONTROLLER BLOCK DIAGRAM




Table 24-1, Table 24-2, Table 24-3 and Table 24-4 show four interfaces and the associated pins that can be used with the Ethernet Controller.

TABLE 24-1: MII MODE DEFAULT INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 1)

	(
Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXCLK	Transmit Clock
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
ETXD2	Transmit Data
ETXD3	Transmit Data
ETXERR	Transmit Error
ERXCLK	Receive Clock
ERXDV	Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXD2	Receive Data
ERXD3	Receive Data
ERXERR	Receive Error
ECRS	Carrier Sense
ECOL	Collision Indication

TABLE 24-2: RMII MODE DEFAULT INTERFACE SIGNALS (FMIIEN = 0. FETHIO = 1)

	(1 14111214 - 0, 1 2 1 1 1 1 0 - 1)
Pin Name	Description
EMDC	Management Clock
EMDIO	Management I/O
ETXEN	Transmit Enable
ETXD0	Transmit Data
ETXD1	Transmit Data
EREFCLK	Reference Clock
ECRSDV	Carrier Sense – Receive Data Valid
ERXD0	Receive Data
ERXD1	Receive Data
ERXERR	Receive Error

Note: Ethernet controller pins that are not used by selected interface can be used by other peripherals.

TABLE 24-3: MII MODE ALTERNATE INTERFACE SIGNALS (FMIIEN = 1, FETHIO = 0)⁽¹⁾

	(1 WINER - 1, 1 E 11110 - 0)
Pin Name	Description
AEMDC	Management Clock
AEMDIO	Management I/O
AETXCLK	Transmit Clock
AETXEN	Transmit Enable
AETXD0	Transmit Data
AETXD1	Transmit Data
AETXD2	Transmit Data
AETXD3	Transmit Data
AETXERR	Transmit Error
AERXCLK	Receive Clock
AERXDV	Receive Data Valid
AERXD0	Receive Data
AERXD1	Receive Data
AERXD2	Receive Data
AERXD3	Receive Data
AERXERR	Receive Error
AECRS	Carrier Sense
AECOL	Collision Indication

Note 1: MII Alternate Interface is not available on 64-pin devices.

TABLE 24-4: RMII MODE ALTERNATE INTERFACE SIGNALS (FMIIEN = 0, FETHIO = 0)

Pin Name	Description
AEMDC	Management Clock
AEMDIO	Management I/O
AETXEN	Transmit Enable
AETXD0	Transmit Data
AETXD1	Transmit Data
AEREFCLK	Reference Clock
AECRSDV	Carrier Sense – Receive Data Valid
AERXD0	Receive Data
AERXD1	Receive Data
AERXERR	Receive Error

25.0 COMPARATOR

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 19. "Comparator" (DS61110) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

> 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The Analog Comparator module contains two comparators that can be configured in a variety of ways.

Following are some of the key features of this module:

- · Selectable inputs available include:
 - Analog inputs multiplexed with I/O pins
 - On-chip internal absolute voltage reference (IVREF)
 - Comparator voltage reference (CVREF)
- · Outputs can be Inverted
- · Selectable interrupt generation

A block diagram of the Comparator module is illustrated in Figure 25-1.

FIGURE 25-1: COMPARATOR BLOCK DIAGRAM



- Note 1: On devices with a USB module, and when the module is enabled, this pin is controlled by the USB module, and therefore, is not available as a comparator input.
 - 2: Internally connected. See Section 26.0 "Comparator Voltage Reference (CVREF)".

NOTES:

26.0 COMPARATOR VOLTAGE REFERENCE (CVREF)

Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 20. "Comparator Voltage Reference (CVREF)" (DS61109) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).

2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.


The CVREF module is a 16-tap, resistor ladder network that provides a selectable reference voltage. Although its primary purpose is to provide a reference for the analog comparators, it also may be used independently of them.

A block diagram of the module is illustrated in Figure 26-1. The resistor ladder is segmented to provide two ranges of voltage reference values and has a power-down function to conserve power when the reference is not being used. The module's supply reference can be provided from either device VDD/Vss or an external voltage reference. The CVREF output is available for the comparators and typically available for pin output.

The comparator voltage reference has the following features:

- · High and low range selection
- · Sixteen output levels available for each range
- Internally connected to comparators to conserve device pins
- · Output can be connected to a pin

FIGURE 26-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM



network and IVREF is connected to 0.6V.

NOTES:

27.0 POWER-SAVING FEATURES

- Note 1: This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. It is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 10. "Power-Saving Features" (DS61130) in the "PIC32 Family Reference Manual", which is available from the Microchip web site (www.microchip.com/PIC32).
 - 2: Some registers and associated bits described in this section may not be available on all devices. Refer to Section 4.0 "Memory Organization" in this data sheet for device-specific register and bit information.

This section describes power-saving features for the PIC32MX5XX/6XX/7XX family of devices. These devices offer a total of nine methods and modes, organized into two categories, that allow the user to balance power consumption with device performance. In all of the methods and modes described in this section, power-saving is controlled by software.

27.1 Power-Saving with CPU Running

When the CPU is running, power consumption can be controlled by reducing the CPU clock frequency, lowering the PBCLK and by individually disabling modules. These methods are grouped into the following categories:

- FRC Run mode: the CPU is clocked from the FRC clock source with or without postscalers.
- LPRC Run mode: the CPU is clocked from the LPRC clock source.
- Sosc Run mode: the CPU is clocked from the Sosc clock source.

In addition, the Peripheral Bus Scaling mode is available where peripherals are clocked at the programmable fraction of the CPU clock (SYSCLK).

27.2 CPU Halted Methods

The device supports two power-saving modes, Sleep and Idle, both of which Halt the clock to the CPU. These modes operate with all clock sources, as listed below:

- Posc Idle mode: the system clock is derived from the Posc. The system clock source continues to operate. Peripherals continue to operate, but can optionally be individually disabled.
- FRC Idle mode: the system clock is derived from the FRC with or without postscalers. Peripherals continue to operate, but can optionally be individually disabled.
- Sosc Idle mode: the system clock is derived from the Sosc. Peripherals continue to operate, but can optionally be individually disabled.

- LPRC Idle mode: the system clock is derived from the LPRC. Peripherals continue to operate, but can optionally be individually disabled. This is the lowest power mode for the device with a clock running.
- Sleep mode: the CPU, the system clock source and any peripherals that operate from the system clock source are Halted. Some peripherals can operate in Sleep using specific clock sources. This is the lowest power mode for the device.

27.3 Power-Saving Operation

Peripherals and the CPU can be halted or disabled to further reduce power consumption.

27.3.1 SLEEP MODE

Sleep mode has the lowest power consumption of the device power-saving operating modes. The CPU and most peripherals are halted. Select peripherals can continue to operate in Sleep mode and can be used to wake the device from Sleep. See the individual peripheral module sections for descriptions of behavior in Sleep.

Sleep mode includes the following characteristics:

- · The CPU is halted
- The system clock source is typically shutdown.
 See Section 27.3.3 "Peripheral Bus Scaling Method" for specific information.
- There can be a wake-up delay based on the oscillator selection
- The Fail-Safe Clock Monitor (FSCM) does not operate during Sleep mode
- The BOR circuit, if enabled, remains operative during Sleep mode
- The WDT, if enabled, is not automatically cleared prior to entering Sleep mode
- Some peripherals can continue to operate at limited functionality in Sleep mode. These peripherals include I/O pins that detect a change in the input signal, WDT, ADC, UART and peripherals that use an external clock input or the internal LPRC oscillator (e.g., RTCC, Timer1 and Input Capture).
- I/O pins continue to sink or source current in the same manner as they do when the device is not in Sleep
- Modules can be individually disabled by software prior to entering Sleep in order to further reduce consumption

The processor will exit, or 'wake-up', from Sleep on one of the following events:

- On any interrupt from an enabled source that is operating in Sleep. The interrupt priority must be greater than the current CPU priority.
- · On any form of device Reset
- · On a WDT time-out

If the interrupt priority is lower than or equal to the current priority, the CPU will remain Halted, but the PBCLK will start running and the device will enter into Idle mode.

27.3.2 IDLE MODE

In Idle mode, the CPU is Halted but the System Clock (SYSCLK) source is still enabled. This allows peripherals to continue operation when the CPU is Halted. Peripherals can be individually configured to Halt when entering Idle by setting their respective SIDL bit. Latency, when exiting Idle mode, is very low due to the CPU oscillator source remaining active.

- Note 1: Changing the PBCLK divider ratio requires recalculation of peripheral timing. For example, assume the UART is configured for 9600 baud with a PB clock ratio of 1:1 and a Posc of 8 MHz. When the PB clock divisor of 1:2 is used, the input frequency to the baud clock is cut in half: therefore, the baud rate is reduced to 1/2 its former value. Due to numeric truncation in calculations (such as the baud rate divisor), the actual baud rate may be a tiny percentage different than expected. For this reason, any timing calculation required for a peripheral should be performed with the new PB clock frequency instead of scaling the previous value based on a change in the PB divisor
 - 2: Oscillator start-up and PLL lock delays are applied when switching to a clock source that was disabled and that uses a crystal and/or the PLL. For example, assume the clock source is switched from Posc to LPRC just prior to entering Sleep in order to save power. No oscillator start-up delay would be applied when exiting Idle. However, when switching back to Posc, the appropriate PLL and/or oscillator start-up/lock delays would be applied.

The device enters Idle mode when the SLPEN bit (OSCCON<4>) is clear and a WAIT instruction is executed.

The processor will wake or exit from Idle mode on the following events:

- On any interrupt event for which the interrupt source is enabled. The priority of the interrupt event must be greater than the current priority of the CPU. If the priority of the interrupt event is lower than or equal to current priority of the CPU, the CPU will remain Halted and the device will remain in Idle mode.
- · On any form of device Reset
- · On a WDT time-out interrupt

27.3.3 PERIPHERAL BUS SCALING METHOD

Most of the peripherals on the device are clocked using the PBCLK. The peripheral bus can be scaled relative to the SYSCLK to minimize the dynamic power consumed by the peripherals. The PBCLK divisor is controlled by PBDIV<1:0> (OSCCON<20:19>), allowing SYSCLK to PBCLK ratios of 1:1, 1:2, 1:4 and 1:8. All peripherals using PBCLK are affected when the divisor is changed. Peripherals such as USB, interrupt controller, DMA, bus matrix and prefetch cache are clocked directly from SYSCLK. As a result, they are not affected by PBCLK divisor changes.

Changing the PBCLK divisor affects:

- The CPU to peripheral access latency. The CPU has to wait for next PBCLK edge for a read to complete. In 1:8 mode, this results in a latency of one to seven SYSCLKs.
- The power consumption of the peripherals. Power consumption is directly proportional to the frequency at which the peripherals are clocked. The greater the divisor, the lower the power consumed by the peripherals.

To minimize dynamic power, the PB divisor should be chosen to run the peripherals at the lowest frequency that provides acceptable system performance. When selecting a PBCLK divider, peripheral clock requirements, such as baud rate accuracy, should be taken into account. For example, the UART peripheral may not be able to achieve all baud rate values at some PBCLK divider depending on the SYSCLK value.

28.0 SPECIAL FEATURES

Note:

This data sheet summarizes the features of the PIC32MX5XX/6XX/7XX family of devices. However, it is not intended to be a comprehensive reference source. To complement the information in this data sheet, refer to Section 8. "Watchdog Timer and Power-up Timer" (DS61114), Section 24. "Configuration" (DS61124) and Section 33. "Programming and Diagnostics" (DS61129) in the "PIC32 Family Reference Manual" (DS61132), which is available from the Microchip web site (www.microchip.com/PIC32).

PIC32MX5XX/6XX/7XX devices include several features intended to maximize application flexibility and reliability and minimize cost through elimination of external components. These are:

- · Flexible device configuration
- · Watchdog Timer (WDT)
- · Joint Test Action Group (JTAG) interface
- In-Circuit Serial Programming™ (ICSP™)

28.1 Configuration Bits

The Configuration bits can be programmed using the following registers to select various device configurations.

- DEVCFG0: Device Configuration Word 0
- DEVCFG1: Device Configuration Word 1
- DEVCFG2: Device Configuration Word 2
- DEVCFG3: Device Configuration Word 3
- · DEVID: Device and Revision ID Register

REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
24.24	r-0	r-1	r-1	R/P	r-1	r-1	r-1	R/P	
31:24		_	_	CP	_	_	_	BWP	
00.40	r-1	r-1	r-1	r-1	R/P	R/P	R/P	R/P	
23:16	_	_	_	_	PWP<7:4>				
45.0	R/P	R/P	R/P	R/P	r-1	r-1	r-1	r-1	
15:8		PWP<	3:0>		_	_	_	_	
7.0	r-1	r-1	r-1	r-1	R/P	r-1	R/P	R/P	
7:0			_	_	ICESEL		DEBU	G<1:0>	

Legend:

R = Readable bit V = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit V = Writable bit V = Writable bit V = Writable bit V = Programmable bit

bit 31 Reserved: Write '0' bit 30-29 Reserved: Write '1' bit 28 CP: Code-Protect bit

Prevents boot and program Flash memory from being read or modified by an external programming device.

1 = Protection is disabled0 = Protection is enabled

bit 27-25 Reserved: Write '1'

bit 24 BWP: Boot Flash Write-Protect bit

Prevents boot Flash memory from being modified during code execution.

1 = Boot Flash is writable0 = Boot Flash is not writable

bit 23-20 Reserved: Write '1'

bit 19-12 PWP<7:0>: Program Flash Write-Protect bits

Prevents selected program Flash memory pages from being modified during code execution. The PWP bits represent the 1's complement of the number of write-protected program Flash memory pages.

11111111 = Disabled 11111111 = OxBD00_0FFF 111111101 = OxBD00_1FFF 11111100 = OxBD00_2FFF 111111011 = OxBD00_3FFF 11111010 = OxBD00_4FFF 11111001 = OxBD00_5FFF 11111001 = OxBD00_6FFF 11110111 = OxBD00_7FFF 11110110 = OxBD00_9FFF 11110100 = OxBD00_9FFF 11110111 = OxBD00_AFFF 11110011 = OxBD00_BFFF 11110011 = OxBD00_BFFF 11110010 = OxBD00_CFFF

11110010 = 0XBD00_CFFF 11110001 = 0xBD00_DFFF 11110000 = 0xBD00_EFFF

11101111 = 0xBD00_FFFF

•

01111111 = 0xBD07_FFFF

REGISTER 28-1: DEVCFG0: DEVICE CONFIGURATION WORD 0 (CONTINUED)

- bit 11-4 Reserved: Write '1'
- bit 3 ICESEL: In-Circuit Emulator/Debugger Communication Channel Select bit
 - 1 = PGEC2/PGED2 pair is used
 - 0 = PGEC1/PGED1 pair is used
- bit 2 Reserved: Write '1'
- bit 1-0 **DEBUG<1:0>:** Background Debugger Enable bits (forced to '11' if code-protect is enabled)
 - 11 = Debugger is disabled
 - 10 = Debugger is enabled
 - 01 = Reserved (same as '11' setting)
 - 00 = Reserved (same as '11' setting)

REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
24.24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31:24	_	_	_	_	_	_	-	_
00:40	R/P	r-1	r-1	R/P	R/P	R/P	R/P	R/P
23:16	FWDTEN	_	_	WDTPS<4:0>				
45.0	R/P	R/P	R/P	R/P	r-1	R/P	R/P	R/P
15:8	FCKSM<1:0>		FPBDIV<1:0>		_	OSCIOFNC	POSCM	OD<1:0>
7.0	R/P	r-1	R/P	r-1	r-1	R/P	R/P	R/P
7:0	IESO	_	FSOSCEN	FNOSC<2:0>				•

Legend:

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented u = Unimplemented u = Unimplemented u = Unimplemented u = Unimplemen

bit 31-24 Reserved: Write '1'

bit 23 **FWDTEN:** Watchdog Timer Enable bit

1 = The WDT is enabled and cannot be disabled by software

0 = The WDT is not enabled; it can be enabled in software

bit 22-21 Reserved: Write '1'

bit 20-16 WDTPS<4:0>: Watchdog Timer Postscale Select bits

10100 **= 1:1048576**

10011 = 1:524288

10010 = 1:262144

10001 = 1:131072

10000 = 1:65536

01111 **= 1:32768**

01110 = 1:16384

01101 = 1:8192

01100 = 1:4096

01011 = 1:2048

01010 = 1:102401001 = 1:512

01000 = 1:256

01000 1.200

00111 = 1:128 00110 = 1:64

00110 - 1.07

00101 = 1:32

00100 = 1:16 00011 = 1:8

00010 = 1:4

00001 = 1:2

00000 = 1:1

All other combinations not shown result in operation = 10100

bit 15-14 FCKSM<1:0>: Clock Switching and Monitor Selection Configuration bits

1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled

01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled

00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

Note 1: Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

REGISTER 28-2: DEVCFG1: DEVICE CONFIGURATION WORD 1 (CONTINUED)

- bit 13-12 FPBDIV<1:0>: Peripheral Bus Clock Divisor Default Value bits
 - 11 = PBCLK is SYSCLK divided by 8
 - 10 = PBCLK is SYSCLK divided by 4
 - 01 = PBCLK is SYSCLK divided by 2
 - 00 = PBCLK is SYSCLK divided by 1
- bit 11 Reserved: Write '1'
- bit 10 OSCIOFNC: CLKO Enable Configuration bit
 - 1 = CLKO output disabled
 - 0 = CLKO output signal active on the OSCO pin; Primary Oscillator must be disabled or configured for the External Clock mode (EC) for the CLKO to be active (POSCMOD<1:0> = 11 or 00)
- bit 9-8 **POSCMOD<1:0>:** Primary Oscillator Configuration bits
 - 11 = Primary Oscillator disabled
 - 10 = HS Oscillator mode selected
 - 01 = XT Oscillator mode selected
 - 00 = External Clock mode selected
- bit 7 **IESO:** Internal External Switchover bit
 - 1 = Internal External Switchover mode is enabled (Two-Speed Start-up is enabled)
 - 0 = Internal External Switchover mode is disabled (Two-Speed Start-up is disabled)
- bit 6 Reserved: Write '1'
- bit 5 FSOSCEN: Secondary Oscillator Enable bit
 - 1 = Enable Secondary Oscillator
 - 0 = Disable Secondary Oscillator
- bit 4-3 Reserved: Write '1'
- bit 2-0 FNOSC<2:0>: Oscillator Selection bits
 - 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
 - 110 = FRCDIV16 Fast RC Oscillator with fixed divide-by-16 postscaler
 - 101 = Low-Power RC Oscillator (LPRC)
 - 100 = Secondary Oscillator (Sosc)
 - 011 = Primary Oscillator (Posc) with PLL module (XT+PLL, HS+PLL, EC+PLL)
 - 010 = Primary Oscillator (XT, HS, EC)(1)
 - 001 = Fast RC Oscillator with divide-by-N with PLL module (FRCDIV+PLL)
 - 000 = Fast RC Oscillator (FRC)
- **Note 1:** Do not disable the Posc (POSCMOD = 11) when using this oscillator source.

REGISTER 28-3: DEVCFG2: DEVICE CONFIGURATION WORD 2

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
31.24		_		_	_	_	_	_
22.46	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P
23:16	_	_	_	_	_	FPLLODIV<2:0>		
45.0	R/P	r-1	r-1	r-1	r-1	R/P	R/P	R/P
15:8	UPLLEN	_	_	_	_	UPLLIDIV<2:0>		
7:0	r-1	R/P-1	R/P	R/P-1	r-1	R/P	R/P	R/P
		FPLLMUL<2:0>			_	F	PLLIDIV<2:0	>

R = Readable bit W = Writable bit P = Programmable bit r = Reserved bit U = Unimplemented bit U = Bit is set U = Bit is cleared U = Bit is unknown

bit 31-19 Reserved: Write '1'

Legend:

bit 15

bit 7

bit 18-16 FPLLODIV<2:0>: Default Postscaler for PLL bits

111 = PLL output divided by 256

110 = PLL output divided by 64

101 = PLL output divided by 32

100 = PLL output divided by 16

011 = PLL output divided by 8

010 = PLL output divided by 4

001 = PLL output divided by 2 000 = PLL output divided by 1

UPLLEN: USB PLL Enable bit

1 = Disable and bypass USB PLL

0 = Enable USB PLL

bit 14-11 Reserved: Write '1'

bit 10-8 **UPLLIDIV<2:0>:** PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 **= 6x divider**

100 **= 5x divider**

011 = 4x divider

010 = 3x divider

010 = 3x divider

001 = 2x divider

000 = 1x divider

Reserved: Write '1'

bit 6-4 FPLLMUL<2:0>: PLL Multiplier bits

111 = 24x multiplier

110 = 21x multiplier

101 = 20x multiplier

100 = 19x multiplier

011 = 18x multiplier

010 = 17x multiplier

001 = 16x multiplier

000 = 15x multiplier

bit 3 Reserved: Write '1'

bit 2-0 FPLLIDIV<2:0>: PLL Input Divider bits

111 = 12x divider

110 = 10x divider

101 **= 6x divider**

100 **= 5x divider**

011 = 4x divider

010 = 3x divider

001 = 2x divider

000 = 1x divider

REGISTER 28-4: DEVCFG3: DEVICE CONFIGURATION WORD 3

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
24.24	R/P	R/P	r-1	r-1	r-1	R/P	R/P	R/P		
31:24	FVBUSONIO	FUSBIDIO	_	_	_	FCANIO ⁽¹⁾	FETHIO ⁽²⁾	FMIIEN ⁽²⁾		
23:16	r-1	r-1	r-1	r-1	r-1	R/P	R/P	R/P		
23.10	_	_	_	_	_	FSRSSEL<2:0>				
15:8	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P		
15.6	USERID<15:8>									
7:0	R/P	R/P	R/P	R/P	R/P	R/P	R/P	R/P		
7:0	USERID<7:0>									

Legend:

R = Readable bit V = V writable bit V = V writ

bit 31 FVBUSONIO: USB VBUS_ON Selection bit

1 = VBUSON pin is controlled by the USB module

0 = VBUSON pin is controlled by the port function

bit 30 FUSBIDIO: USB USBID Selection bit

1 = USBID pin is controlled by the USB module

0 = USBID pin is controlled by the port function

bit 29-27 Reserved: Write '1'

bit 26 FCANIO: CAN I/O Pin Selection bit⁽¹⁾

1 = Default CAN I/O Pins0 = Alternate CAN I/O Pins

bit 25 **FETHIO:** Ethernet I/O Pin Selection bit⁽²⁾

1 = Default Ethernet I/O Pins

0 = Alternate Ethernet I/O Pins

bit 24 **FMIIEN:** Ethernet MII Enable bit⁽²⁾

1 = MII is enabled

0 = RMII is enabled

bit 23-19 Reserved: Write '1'

bit 18-16 FSRSSEL<2:0>: SRS Select bits

111 = Assign Interrupt Priority 7 to a shadow register set

110 = Assign Interrupt Priority 6 to a shadow register set

•

•

001 = Assign Interrupt Priority 1 to a shadow register set

000 = All interrupt priorities are assigned to a shadow register set

bit 15-0 USERID<15:0>: This is a 16-bit value that is user-defined and is readable via ICSP™ and JTAG

Note 1: This bit is Reserved and reads '1' on PIC32MX664/675/695 devices.

2: This bit is Reserved and reads '1' on PIC32MX534/564/575 devices.

REGISTER 28-5: DEVID: DEVICE AND REVISION ID REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
04.04	R	R	R	R	R	R	R	R	
31:24		VER<3	5:0> ⁽¹⁾			DEVID<2	27:24> ⁽¹⁾		
00:40	R	R	R	R	R	R	R	R	
23:16	DEVID<23:16> ⁽¹⁾								
45.0	R	R	R	R	R	R	R	R	
15:8	DEVID<15:8> ⁽¹⁾								
7.0	R	R	R	R	R	R	R	R	
7:0				DEVID<	7:0> ⁽¹⁾	_			

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-28 VER<3:0>: Revision Identifier bits⁽¹⁾

bit 27-0 **DEVID<27:0>:** Device ID⁽¹⁾

Note 1: See the "PIC32 Flash Programming Specification" (DS61145) for a list of Revision and Device ID values.

28.2 Watchdog Timer (WDT)


This section describes the operation of the WDT and Power-up Timer of the PIC32MX5XX/6XX/7XX.

The WDT, when enabled, operates from the internal Low-Power Oscillator (LPRC) clock source and can be used to detect system software malfunctions by resetting the device if the WDT is not cleared periodically in software. Various WDT time-out periods can be selected using the WDT postscaler. The WDT can also be used to wake the device from Sleep or Idle mode.

The following are some of the key features of the WDT module:

- · Configuration or software controlled
- · User-configurable time-out period
- · Can wake the device from Sleep or Idle

FIGURE 28-1: WATCHDOG AND POWER-UP TIMER BLOCK DIAGRAM



28.3 On-Chip Voltage Regulator

All PIC32MX5XX/6XX/7XX devices' core and digital logic are designed to operate at a nominal 1.8V. To simplify system designs, most devices in the PIC32MX5XX/6XX/7XX family incorporate an on-chip regulator providing the required core logic voltage from VDD.

A low-ESR capacitor (such as tantalum) must be connected to the VCAP/VCORE pin (see Figure 28-2). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor is provided in Section 31.1 "DC Characteristics".

Note: It is important that the low-ESR capacitor is placed as close as possible to the VCAP/VCORE pin.

28.3.1 ON-CHIP REGULATOR AND POR

It takes a fixed delay for the on-chip regulator to generate an output. During this time, designated as TPU, code execution is disabled. TPU is applied every time the device resumes operation after any power-down, including Sleep mode.


28.3.2 ON-CHIP REGULATOR AND BOR

PIC32MX5XX/6XX/7XX devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain a regulated level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage levels are specified in Section 31.1 "DC Characteristics".

28.3.3 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, strict power-up conditions must be adhered to. While powering up, VCORE must never exceed VDD by 0.3V.

FIGURE 28-2: CONNECTIONS FOR THE ON-CHIP REGULATOR



- Note 1: These are typical operating voltages. Refer to Section 31.1 "DC Characteristics" for the full operating ranges of VDD and VCORE
 - 2: It is important that the low-ESR capacitor is placed as close as possible to the VCAP/VCORE pin.


28.4 Programming and Diagnostics

PIC32MX5XX/6XX/7XX devices provide a complete range of programming and diagnostic features that can increase the flexibility of any application using them. These features allow system designers to include:

- Simplified field programmability using two-wire In-Circuit Serial Programming™ (ICSP™) interfaces
- · Debugging using ICSP
- Programming and debugging capabilities using the EJTAG extension of JTAG
- JTAG boundary scan testing for device and board diagnostics

PIC32 devices incorporate two programming and diagnostic modules, and a trace controller, that provide a range of functions to the application developer.

FIGURE 28-3: BLOCK DIAGRAM OF PROGRAMMING, DEBUGGING AND TRACE PORTS



REGISTER 28-6: DDPCON: DEBUG DATA PORT CONTROL REGISTER

Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
31:24	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
31.24	_	_	_	_	_	_	_	_
22:40	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
23:16	_	_	_	_	_	_	_	_
45.0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
15:8	_	_	_	_	_	_	_	_
7.0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	U-0	R/W-0
7:0	_	_	_	_	JTAGEN	TROEN	_	TDOEN

Legend:

bit 1

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 31-4 Unimplemented: Read as '0'

bit 3 JTAGEN: JTAG Port Enable bit

1 = Enable the JTAG port0 = Disable the JTAG port

bit 2 TROEN: Trace Output Enable bit

1 = Enable the trace port 0 = Disable the trace port Unimplemented: Read as '0'

bit 0 TDOEN: TDO Enable for 2-Wire JTAG

1 = 2-wire JTAG protocol uses TDO

0 = 2-wire JTAG protocol does not use TDO

29.0 INSTRUCTION SET

The PIC32MX5XX/6XX/7XX family instruction set complies with the MIPS32 Release 2 instruction set architecture. The PIC32 device family does not support the following features:

- · Core extend instructions
- · Coprocessor 1 instructions
- · Coprocessor 2 instructions

Note: Refer to "MIPS32® Architecture for Programmers Volume II: The MIPS32® Instruction Set" at www.mips.com for more information.

NOTES:

30.0 DEVELOPMENT SUPPORT

The PIC® microcontrollers and dsPIC® digital signal controllers are supported with a full range of software and hardware development tools:

- · Integrated Development Environment
 - MPLAB® IDE Software
- · Compilers/Assemblers/Linkers
 - MPLAB C Compiler for Various Device Families
 - HI-TECH C for Various Device Families
 - MPASMTM Assembler
 - MPLINK™ Object Linker/ MPLIB™ Object Librarian
 - MPLAB Assembler/Linker/Librarian for Various Device Families
- · Simulators
 - MPLAB SIM Software Simulator
- Emulators
 - MPLAB REAL ICE™ In-Circuit Emulator
- · In-Circuit Debuggers
 - MPLAB ICD 3
 - PICkit™ 3 Debug Express
- · Device Programmers
 - PICkit™ 2 Programmer
 - MPLAB PM3 Device Programmer
- Low-Cost Demonstration/Development Boards, Evaluation Kits, and Starter Kits

30.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16/32-bit microcontroller market. The MPLAB IDE is a Windows® operating system-based application that contains:

- · A single graphical interface to all debugging tools
 - Simulator
 - Programmer (sold separately)
 - In-Circuit Emulator (sold separately)
 - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as IAR C Compilers

The MPLAB IDE allows you to:

- · Edit your source files (either C or assembly)
- One-touch compile or assemble, and download to emulator and simulator tools (automatically updates all project information)
- · Debug using:
 - Source files (C or assembly)
 - Mixed C and assembly
 - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

30.2 MPLAB C Compilers for Various Device Families

The MPLAB C Compiler code development systems are complete ANSI C compilers for Microchip's PIC18, PIC24 and PIC32 families of microcontrollers and the dsPIC30 and dsPIC33 families of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of USE

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

30.3 HI-TECH C for Various Device Families

The HI-TECH C Compiler code development systems are complete ANSI C compilers for Microchip's PIC family of microcontrollers and the dsPIC family of digital signal controllers. These compilers provide powerful integration capabilities, omniscient code generation and ease of use.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

The compilers include a macro assembler, linker, preprocessor, and one-step driver, and can run on multiple platforms.

30.4 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for PIC10/12/16/18 MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel® standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- · Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

30.5 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

30.6 MPLAB Assembler, Linker and Librarian for Various Device Families

MPLAB Assembler produces relocatable machine code from symbolic assembly language for PIC24, PIC32 and dsPIC DSC devices. MPLAB C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- · Support for the entire device instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- · Rich directive set
- · Flexible macro language
- · MPLAB IDE compatibility

30.7 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC® DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C Compilers, and the MPASM and MPLAB Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

30.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC[®] Flash MCUs and dsPIC[®] Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The emulator is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with incircuit debugger systems (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

The emulator is field upgradable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, run-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

30.9 MPLAB ICD 3 In-Circuit Debugger System

MPLAB ICD 3 In-Circuit Debugger System is Microchip's most cost effective high-speed hardware debugger/programmer for Microchip Flash Digital Signal Controller (DSC) and microcontroller (MCU) devices. It debugs and programs PIC[®] Flash microcontrollers and dsPIC[®] DSCs with the powerful, yet easy-to-use graphical user interface of MPLAB Integrated Development Environment (IDE).

The MPLAB ICD 3 In-Circuit Debugger probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with a connector compatible with the MPLAB ICD 2 or MPLAB REAL ICE systems (RJ-11). MPLAB ICD 3 supports all MPLAB ICD 2 headers.

30.10 PICkit 3 In-Circuit Debugger/ Programmer and PICkit 3 Debug Express

The MPLAB PICkit 3 allows debugging and programming of PIC[®] and dsPIC[®] Flash microcontrollers at a most affordable price point using the powerful graphical user interface of the MPLAB Integrated Development Environment (IDE). The MPLAB PICkit 3 is connected to the design engineer's PC using a full speed USB interface and can be connected to the target via an Microchip debug (RJ-11) connector (compatible with MPLAB ICD 3 and MPLAB REAL ICE). The connector uses two device I/O pins and the reset line to implement in-circuit debugging and In-Circuit Serial Programming ™.

The PICkit 3 Debug Express include the PICkit 3, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

30.11 PICkit 2 Development Programmer/Debugger and PICkit 2 Debug Express

The PICkit™ 2 Development Programmer/Debugger is a low-cost development tool with an easy to use interface for programming and debugging Microchip's Flash families of microcontrollers. The full featured Windows® programming interface supports baseline (PIC10F, PIC12F5xx, PIC16F5xx), midrange (PIC12F6xx, PIC16F), PIC18F, PIC24, dsPIC30, dsPIC33, and PIC32 families of 8-bit, 16-bit, and 32-bit microcontrollers, and many Microchip Serial EEPROM products. With Microchip's powerful MPLAB Integrated Development Environment (IDE) the PICkit™ 2 in-circuit debugging on most PIC® enables microcontrollers. In-Circuit-Debugging runs, halts and single steps the program while the PIC microcontroller is embedded in the application. When halted at a breakpoint, the file registers can be examined and modified.

The PICkit 2 Debug Express include the PICkit 2, demo board and microcontroller, hookup cables and CDROM with user's guide, lessons, tutorial, compiler and MPLAB IDE software.

30.12 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal. CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an MMC card for file storage and data applications.

30.13 Demonstration/Development Boards, Evaluation Kits, and Starter Kits

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM™ and dsPICDEM™ demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, Keeloq® security ICs, CAN, IrDA®, PowerSmart battery management, SEEVAL® evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Also available are starter kits that contain everything needed to experience the specified device. This usually includes a single application and debug capability, all on one board.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

31.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC32MX5XX/6XX/7XX electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC32MX5XX/6XX/7XX devices are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these or any other conditions, above the parameters indicated in the operation listings of this specification, is not implied.

Absolute Maximum Ratings (Note 1)

Ambient temperature under bias	40°C to +105°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	0.3V to +4.0V
Voltage on any pin that is not 5V tolerant, with respect to Vss (Note 3)	0.3V to (VDD + 0.3V)
Voltage on any 5V tolerant pin with respect to Vss when VDD ≥ 2.3V (Note 3)	0.3V to +5.5V
Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V (Note 3)	0.3V to +3.6V
Voltage on VBUS with respect to VSS	0.3V to +5.5V
Voltage on VCORE with respect to VSS	0.3V to 2.0V
Maximum current out of Vss pin(s)	300 mA
Maximum current into VDD pin(s) (Note 2)	300 mA
Maximum output current sunk by any I/O pin	25 mA
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 2)	200 mA

- **Note** 1: Stresses above those listed under "**Absolute Maximum Ratings**" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions, above those indicated in the operation listings of this specification, is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.
 - 2: Maximum allowable current is a function of device maximum power dissipation (see Table 31-2).
 - 3: See the "Pin Diagrams" section for the 5V tolerant pins.

31.1 DC Characteristics

TABLE 31-1: OPERATING MIPS VS. VOLTAGE

Characteristic	VDD Range Temp. Range		Max. Frequency
Characteristic	(in Volts)	(in °C)	PIC32MX5XX/6XX/7XX
DC5	2.3-3.6V	-40°C to +85°C	80 MHz
DC5b	2.3-3.6V	-40°C to +105°C	80 MHz

TABLE 31-2: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min.	Typical	Max.	Unit
Industrial Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	-40	_	+85	°C
V-Temp Temperature Devices					
Operating Junction Temperature Range	TJ	-40	_	+140	°C
Operating Ambient Temperature Range	TA	-40	_	+105	°C
Power Dissipation: Internal Chip Power Dissipation: PINT = VDD x (IDD – S IOH)	PD	PD PINT + PI/O			W
I/O Pin Power Dissipation: I/O = S (({VDD - VOH} x IOH) + S (VOL x IOL))					
Maximum Allowed Power Dissipation	PDMAX	(TJ – TA)/θJA			W

TABLE 31-3: THERMAL PACKAGING CHARACTERISTICS

Characteristics	Symbol	Typical	Max.	Unit	See Note
Package Thermal Resistance, 121-Pin XBGA (10x10x1.1 mm)	θЈА	40	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (14x14x1 mm)	θЈА	43	_	°C/W	1
Package Thermal Resistance, 100-Pin TQFP (12x12x1 mm)	θЈА	43	_	°C/W	1
Package Thermal Resistance, 64-Pin TQFP (10x10x1 mm)	θЈА	47	_	°C/W	1
Package Thermal Resistance, 64-Pin QFN (9x9x0.9 mm)	θЈА	28	_	°C/W	1

Note 1: Junction to ambient thermal resistance, Theta-JA (θ JA) numbers are achieved by package simulations.

TABLE 31-4: DC TEMPERATURE AND VOLTAGE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature $-40^{\circ}\text{C} \leq \text{TA} \leq +85^{\circ}\text{C}$ for Industrial $-40^{\circ}\text{C} \leq \text{TA} \leq +105^{\circ}\text{C}$ for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions		
Operati	ng Voltag	e							
DC10	VDD	Supply Voltage	2.3	_	3.6	V	_		
DC12	VDR	RAM Data Retention Voltage ⁽¹⁾	1.75	_	_	V	_		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	1.75	_	2.1	٧	_		
DC17	SVDD	VDD Rise Rate to Ensure Internal Power-on Reset Signal	0.00005	_	0.115	V/μs	_		

Note 1: This is the limit to which VDD can be lowered without losing RAM data.

TABLE 31-5: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHA	RACTERIS	TICS	(unless o	Operating Conditions: 2.3V to otherwise stated) g temperature -40°C ≤TA ≤+85 -40°C ≤TA ≤+10	°C for Indust					
Param. No.	Typical ⁽³⁾	Max.	Units Conditions							
Operating Current (IDD) ^(1,2) for PIC32MX575/675/695/775 Family Devices										
DC20	6	9	mA	Code executing from Flash	-40°C, +25°C, +85°C	_	4 MHz			
DC20b	7	10			+105°C					
DC20a	4			Code executing from SRAM	_					
DC21	37	40	mA	Code executing from Flash			25 MHz (Note 4)			
DC21a	25	_	ША	Code executing from SRAM						
DC22	64	70	mA	Code executing from Flash	_		60 MHz			
DC22a	61	_	1117 (Code executing from SRAM			(Note 4)			
DC23	85	98	mA	Code executing from Flash	-40°C, +25°C, +85°C	_	80 MHz			
DC23b	90	120			+105°C					
DC23a	85	_		Code executing from SRAM	_					
DC25a	125	150	μA	_	+25°C	3.3V	LPRC (31 kHz) (Note 4)			
Operation	ng Current	(IDD) ^(1,2,5)	for PIC32N	/IX534/564/664/764 Family De	vices					
DC20b	6	9	mA	Code executing from Flash	_	_	4 MHz			
DC20c	2	_	mA	Code executing from SRAM	_	_	7 1011 12			
DC21b	19	40	mA	Code executing from Flash	_	_	25 MHz			
DC21c	14	_	mA	Code executing from SRAM	_	_	(Note 4)			
DC22b	31	70	mA	Code executing from Flash	_	_	60 MHz			
DC22c	29	_	mA	Code executing from SRAM	_	_	(Note 4)			
DC23b	39	98	mA	Code executing from Flash	_	_	80 MHz			
DC23c	39	_	mA	Code executing from SRAM		_				
DC25b	100	150	μΑ	_	+25°C	3.3V	LPRC (31 kHz) (Note 4)			

- **Note 1:** A device's IDD supply current is mainly a function of the operating voltage and frequency. Other factors, such as PBCLK (Peripheral Bus Clock) frequency, number of peripheral modules enabled, internal code execution pattern, execution from Program Flash memory vs. SRAM, I/O pin loading and switching rate, oscillator type, as well as temperature, can have an impact on the current consumption.
 - 2: The test conditions for IDD measurements are as follows: Oscillator mode = EC+PLL with OSC1 driven by external square wave from rail-to-rail and PBCLK divisor = 1:8. CPU, Program Flash and SRAM data memory are operational, program Flash memory Wait states = 7, program cache and prefetch are disabled and SRAM data memory Wait states = 1. All peripheral modules are disabled (ON bit = 0). WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.
 - **3:** Data in "Typical" column is at 3.3V, 25°C at specified operating frequency unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 4: This parameter is characterized, but not tested in manufacturing.
 - 5: This information is preliminary.

TABLE 31-6: DC CHARACTERISTICS: IDLE CURRENT (IDLE)

DC CHARACT	ERISTICS		(unless oth	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Parameter No.	Typical ⁽²⁾	Max.	Units	Units Conditions							
Idle Current (II	DLE): Core O	ff, Clock on	Base Curre	Base Current ⁽¹⁾ for PIC32MX575/675/695/775 Family Devices							
DC30	4.5	6.5	mA	-40°C, +25°C, +85°C		4 MHz					
DC30b	5	7	mA	+105°C	_	4 IVII 12					
DC31	13	15	mA	-40°C, +25°C, +85°C	_	25 MHz (Note 3)					
DC32	28	30	mA	-40°C, +25°C, +85°C	_	60 MHz (Note 3)					
DC33	36	42	mA	-40°C, +25°C, +85°C		80 MHz					
DC33b	39	45	mA	+105°C	_	00 IVII 12					
DC34	_	40	μA	-40°C							
DC34a	_	75	μA	+25°C	2.3V						
DC34b	_	800	μA	+85°C	2.5 V						
DC34c	_	1000	μA	+105°C		LPRC (31 kHz) (Note 3)					
DC35	35	_	μA	-40°C							
DC35a	65	_	μA	+25°C	3.3V						
DC35b	600	_	μA	+85°C	3.31						
DC35c	800	_	μA	+105°C							
DC36	_	43	μA	-40°C							
DC36a	_	106	μA	+25°C	3.6V						
DC36b	_	800	μA	+85°C	3.0 V						
DC36c	_	1000	μA	+105°C							
Idle Current (II	DLE): Core O	ff, Clock on	Base Curre	nt ^(1,4) for PIC32MX534	/564/664/764 Famil	y Devices					
DC30a	1.5	6.5	mA	-40°C, +25°C, +85°C	_	4 MHz					
DC31a	7	15	mA	-40°C, +25°C, +85°C	_	25 MHz (Note 3)					
DC32a	13	30	mA	-40°C, +25°C, +85°C	_	60 MHz (Note 3)					
DC33a	17	42	mA	-40°C, +25°C, +85°C	_	80 MHz					
DC34c	_	40	μA	-40°C							
DC34d	_	75	μA	+25°C	2.3V						
DC34e	_	800	μA	+85°C							
DC35c	30	_	μA	-40°C		1,000 (04,111.)					
DC35d	55	_	μA	+25°C	3.3V	LPRC (31 kHz) (Note 3)					
DC35e	230	_	μA	+85°C		(14016-3)					
DC36c	_	43	μΑ	-40°C							
DC36d	_	106	μΑ	+25°C	3.6V						
DC36e		800	μΑ	+85°C							

Note 1: The test conditions for base IDLE current measurements are as follows: System clock is enabled and PBCLK divisor = 1:8. CPU in Idle mode (CPU core Halted). Only digital peripheral modules are enabled (ON bit = 1) and being clocked. WDT and FSCM are disabled. All I/O pins are configured as inputs and pulled to Vss. MCLR = VDD.

- 3: This parameter is characterized, but not tested in manufacturing.
- 4: This information is preliminary.

^{2:} Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHA	RACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Typical ⁽²⁾	Max.	Units		Conditions				
Power-D	own Curre	nt (IPD) ⁽¹⁾ fo	or PIC32N	MX575/675	/695/775	Family Devices			
DC40	10	40	μΑ	-40°C					
DC40a	36	100	μΑ	+25°C	2.3V	Base Power-Down Current (Note 6)			
DC40b	400	720	μΑ	+85°C	2.50	Base Fower-Down Current (Note 6)			
DC40h	900	1800	μΑ	+105°C					
DC40c	41	120	μΑ	+25°C	3.3V	Base Power-Down Current			
DC40d	22	80	μΑ	-40°C					
DC40e	42	120	μΑ	+25°C					
DC40g	315	400 ⁽⁵⁾	μΑ	+70°C	3.6V	Base Power-Down Current			
DC40f	410	800	μΑ	+85°C					
DC40i	1000	2000	μΑ	+105°C					
Module	Differential	Current fo	r PIC32M	X575/675/	695/775	Family Devices			
DC41	_	10	μΑ	_	2.3V	Watchdog Timer Current: ∆IWDT (Notes 3,6)			
DC41a	5	_	μΑ	_	3.3V	Watchdog Timer Current: ΔIWDT (Note 3)			
DC41b	_	20	μΑ	_	3.6V	Watchdog Timer Current: ΔIWDT (Note 3)			
DC42	_	40	μΑ	_	2.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Notes 3,6)			
DC42a	23	_	μΑ	_	3.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC42b	_	50	μΑ	_	3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC43	_	1300	μΑ	_	2.5V	ADC: ΔIADC (Notes 3,4,6)			
DC43a	1100	_	μΑ	_	3.3V	ADC: ΔIADC (Notes 3,4)			
DC43b	_	1300	μΑ	_	3.6V	ADC: ΔIADC (Notes 3,4)			
Power-D	own Curre	nt (IPD) ^(1,7)	for PIC32	2MX534/56	4/664/76	64 Family Devices			
DC40g	12	40	μΑ	-40°C					
DC40h	20	100	μΑ	+25°C	2.3V	Base Power-Down Current (Note 6)			
DC40i	210	720	μΑ	+85°C					
DC40j	20	120	μΑ	+25°C	3.3V	Base Power-Down Current			
DC40k	15	80	μΑ	-40°C					
DC40I	20	120	μΑ	+25°C	3.6V	Base Power-Down Current			
DC40m	113	400 ⁽⁵⁾	μΑ	+70°C	3.00	Dase Fower-Down Guilent			
DC40n	210	800	μΑ	+85°C					

- Note 1: Base IPD is measured with all digital peripheral modules and being clocked, CPU clock is disabled. All I/Os are configured as inputs and pulled low. WDT and FSCM are disabled.
 - 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
 - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
 - **5:** Data is characterized at +70°C and not tested. Parameter is for design guidance only.
 - **6:** This parameter is characterized, but not tested in manufacturing.
 - 7: This information is preliminary.

TABLE 31-7: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD) (CONTINUED)

DC CHA	RACTERIS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Param. No.	Typical ⁽²⁾	Max.	Units	Conditions					
Module Differential Current ⁽⁷⁾ for PIC32MX534/564/664/764 Family Devices									
DC41c	_	10	μΑ	_	2.5V	Watchdog Timer Current: ΔIWDT (Notes 3,6)			
DC41d	5	_	μΑ		3.3V	Watchdog Timer Current: ∆IWDT (Note 3)			
DC41e	_	20	μΑ	_	3.6V	Watchdog Timer Current: ∆IWDT (Note 3)			
DC42c	_	40	μΑ	_	2.5V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Notes 3,6)			
DC42d	23	_	μΑ	_	3.3V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC42e	_	50	μΑ	_	3.6V	RTCC + Timer1 w/32 kHz Crystal: ΔIRTCC (Note 3)			
DC43c	_	1300	μΑ	_	2.5V	ADC: ΔIADC (Notes 3,4,6)			
DC43d	1100	_	μΑ		3.3V	ADC: ΔIADC (Notes 3,4)			
DC43e	_	1300	μΑ	_	3.6V	ADC: ΔIADC (Notes 3,4)			

- **Note 1:** Base IPD is measured with all digital peripheral modules and being clocked, CPU clock is disabled. All I/Os are configured as inputs and pulled low. WDT and FSCM are disabled.
 - 2: Data in the "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The Δ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.
 - 4: Test conditions for ADC module differential current are as follows: Internal ADC RC oscillator enabled.
 - **5:** Data is characterized at +70°C and not tested. Parameter is for design guidance only.
 - 6: This parameter is characterized, but not tested in manufacturing.
 - **7:** This information is preliminary.

TABLE 31-8: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) **DC CHARACTERISTICS** -40°C ≤TA ≤+85°C for Industrial Operating temperature -40°C ≤TA ≤+105°C for V-Temp Typical⁽¹ Param. Symbol Characteristics Min. Max. Units **Conditions** No. VII Input Low Voltage **DI10** I/O Pins: with TTL Buffer Vss 0.15 VDD ٧ with Schmitt Trigger Buffer 0.2 VDD ٧ Vss MCLR⁽²⁾ DI15 0.2 VDD ٧ Vss **DI16** OSC1 (XT mode) 0.2 VDD (Note 4) Vss DI17 OSC1 (HS mode) Vss 0.2 VDD ٧ (Note 4) **DI18** SDAx. SCLx Vss 0.3 VDD SMBus disabled (Note 4) DI19 SDAx, SCLx 8.0 SMBus enabled Vss (Note 4) Vін Input High Voltage DI20 I/O Pins: with Analog Functions 0.8 VDD ٧ (Note 4) **V**DD Digital Only 0.8 VDD V with TTL Buffer 0.25 VDD + 0.8V ٧ (Note 4) 5.5 with Schmitt Trigger Buffer 0.8 VDD 5.5 V MCLR⁽²⁾ **DI25** 0.8 VDD **V**DD V **DI26** OSC1 (XT mode) 0.7 VDD VDD ٧ (Note 4) **DI27** OSC1 (HS mode) 0.7 VDD **V**DD (Note 4) SMBus disabled **DI28** SDAx, SCLx 0.7 VDD 5.5 (Note 4) DI29 SDAx, SCLx 2.1 5.5 SMBus enabled, 2.3V ≤VPIN ≤5.5 (Note 4) **DI30 ICNPU CNxx Pull up Current** 50 250 400 VDD = 3.3V, VPIN = VSS μA lıL Input Leakage Current⁽³⁾ DI50 I/O Ports VSS ≤VPIN ≤VDD, <u>+</u>1 μA Pin at high-impedance **DI51 Analog Input Pins** VSS ≤VPIN ≤VDD. иΑ <u>+</u>1 Pin at high-impedance MCLR(2) **DI55** <u>+</u>1 μΑ VSS ≤VPIN ≤VDD DI56 μΑ OSC₁ VSS ≤VPIN ≤VDD. <u>+</u>1

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

- 2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.
- 3: Negative current is defined as current sourced by the pin.
- 4: This parameter is characterized, but not tested in manufacturing.

XT and HS modes

TABLE 31-9: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

DC CHARACTERISTICS			(unless oth	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics	Min.	Conditions				
	Vol	Output Low Voltage						
DO10		I/O Ports	_	_	0.4	V	IOL = 7 mA, VDD = 3.6V	
			_	_	0.4	V	IOL = 6 mA, VDD = 2.3V	
DO16		OSC2/CLKO	_	_	0.4	V	IOL = 3.5 mA, VDD = 3.6V	
			_		0.4	V	IOL = 2.5 mA, VDD = 2.3V	
	Vон	Output High Voltage						
DO20		I/O Ports	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V	
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V	
DO26		OSC2/CLKO	2.4	_	_	V	IOH = -12 mA, VDD = 3.6V	
			1.4	_	_	V	IOH = -12 mA, VDD = 2.3V	

TABLE 31-10: ELECTRICAL CHARACTERISTICS: BOR

DC CHAR	ACTERIS	TICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics	Min. ⁽¹⁾ Typical Max. Units Conditions						
BO10	VBOR	BOR Event on VDD transition high-to-low	2.0	_	2.3	V	_		

Note 1: Parameters are for design guidance only and are not tested in manufacturing.

TABLE 31-11: DC CHARACTERISTICS: PROGRAM MEMORY(3)

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
		Program Flash Memory							
D130	EР	Cell Endurance	1000	_	_	E/W	_		
D130a	EР	Cell Endurance	20,000	_	_	E/W	See Note 4		
D131	VPR	VDD for Read	2.3	_	3.6	V	_		
D132	VPEW	VDD for Erase or Write	3.0	_	3.6	V	_		
D132a	VPEW	VDD for Erase or Write	2.3	_	3.6	V	See Note 4		
D134	TRETD	Characteristic Retention	20	_	_	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming	_	10	_	mA	_		
	Tww	Word Write Cycle Time	20	_	40	μs	_		
D136	Trw	Row Write Cycle Time ⁽²⁾ (128 words per row)	3	4.5	_	ms	_		
D137	TPE	Page Erase Cycle Time	20	_	_	ms	_		
	TCE	Chip Erase Cycle Time	80	_		ms	_		

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.
 - 2: The minimum SYSCLK for row programming is 4 MHz. Care should be taken to minimize bus activities during row programming, such as suspending any memory-to-memory DMA operations. If heavy bus loads are expected, selecting Bus Matrix Arbitration mode 2 (rotating priority) may be necessary. The default Arbitration mode is mode 1 (CPU has lowest priority).
 - **3:** Refer to "PIC32 Flash Programming Specification" (DS61145) for operating conditions during programming and erase cycles.
 - 4: This parameter applies to PIC32MX534/564/664/764 devices only. This information is preliminary.

TABLE 31-12: PROGRAM FLASH MEMORY WAIT STATE CHARACTERISTICS

DC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Required Flash Wait States	SYSCLK	Units	Comments					
0 Wait State	0 to 30	MHz	_					
1 Wait State	31 to 60							
2 Wait States	61 to 80							

TABLE 31-13: COMPARATOR SPECIFICATIONS

DC CHA	RACTERI	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min.	Typical	Comments			
D300	VIOFF	Input Offset Voltage	_	±7.5	±25	mV	AVDD = VDD, AVSS = VSS	
D301	VICM	Input Common Mode Voltage	0	_	VDD	V	AVDD = VDD, AVSS = VSS (Note 2)	
D302	CMRR	Common Mode Rejection Ratio	55	_	_	dB	Max Vicm = (VDD - 1)V (Note 2)	
D303	TRESP	Response Time	_	150	400	ns	AVDD = VDD, AVSS = VSS (Notes 1, 2)	
D304	ON2ov	Comparator Enabled to Output Valid	_		10	μs	Comparator module is configured before setting the comparator ON bit (Note 2)	
D305	IVREF	Internal Voltage Reference	0.57	0.6	0.63	V	For devices without BGSEL<1:0>	
			1.14	1.2	1.26	V	BGSEL<1:0> = 00	
			0.57	0.6	0.63	V	BGSEL<1:0> = 01	

Note 1: Response time measured with one comparator input at (VDD – 1.5)/2, while the other input transitions from Vss to VDD.

^{2:} These parameters are characterized but not tested.

TABLE 31-14: VOLTAGE REFERENCE SPECIFICATIONS

DC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp							
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Comments							
D310	VRES	Resolution	VDD/24	_	VDD/32	LSb	_			
D311	VRAA	Absolute Accuracy	_	_	1/2	LSb	_			
D312	TSET	Settling Time ⁽¹⁾	10 µs							
D313	VIREF	Internal Voltage Reference	_	0.6	_	V	_			

Note 1: Settling time measured while CVRR = 1 and CVR<3:0> transitions from '0000' to '1111'. This parameter is characterized, but not tested in manufacturing.

TABLE 31-15: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

DC CHA	RACTERIS	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min. Typical Max. Units Comments					
D320	VCORE	Regulator Output Voltage	1.62	1.80	1.98	V	_	
D321	CEFC	External Filter Capacitor Value	8	10	_	μF	Capacitor must be low series resistance (1 ohm)	
D322	TPWRT	Power-up Timer Period	_	64	_	ms	_	

31.2 AC Characteristics and Timing Parameters

The information contained in this section defines PIC32MX5XX/6XX/7XX AC characteristics and timing parameters.

FIGURE 31-1: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




TABLE 31-16: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp								
Param. No.	Symbol	Characteristics	Min. Typical ⁽¹⁾ Max. Units Conditions								
DO56	Сю	All I/O pins and OSC2	50 pF EC mode								
DO58	Св	SCLx, SDAx	_								

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-2: EXTERNAL CLOCK TIMING




TABLE 31-17: EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHA	RACTERI	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
OS10	Fosc	External CLKI Frequency (External clocks allowed only in EC and ECPLL modes)	DC 4	_	50 50	MHz MHz	EC (Note 4) ECPLL (Note 3)		
OS11		Oscillator Crystal Frequency	3	_	10	MHz	XT (Note 4)		
OS12			4	_	10	MHz	XTPLL (Notes 3,4)		
OS13			10	_	25	MHz	HS (Note 5)		
OS14			10	_	25	MHz	HSPLL (Notes 3,4)		
OS15			32	32.768	100	kHz	Sosc (Note 4)		
OS20	Tosc	Tosc = 1/Fosc = Tcy ⁽²⁾	_	_	_	_	See parameter OS10 for Fosc value		
OS30	TosL, TosH	External Clock In (OSC1) High or Low Time	0.45 x Tosc	_	_	ns	EC (Note 4)		
OS31	TosR, TosF	External Clock In (OSC1) Rise or Fall Time	_	_	0.05 x Tosc	ns	EC (Note 4)		
OS40	Тоѕт	Oscillator Start-up Timer Period (Only applies to HS, HSPLL, XT, XTPLL and Sosc Clock Oscillator modes)	_	1024	_	Tosc	(Note 4)		
OS41	TFSCM	Primary Clock Fail Safe Time-out Period	_	2	_	ms	(Note 4)		
OS42	Gм	External Oscillator Transconductance	_	12	_	mA/V	VDD = 3.3V, TA = +25°C (Note 4)		

- **Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are characterized but are not tested.
 - 2: Instruction cycle period (TCY) equals the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "min." values with an external clock applied to the OSC1/CLKI pin.
 - **3:** PLL input requirements: 4 MHz ≤ FPLLIN ≤ 5 MHz (use PLL prescaler to reduce Fosc). This parameter is characterized, but tested at 10 MHz only at manufacturing.
 - **4:** This parameter is characterized, but not tested in manufacturing.

TABLE 31-18: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.3V TO 3.6V)

AC CHARACTERISTICS			(unless of	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No. Symbol Characteristics ⁽¹⁾				Min. Typical Max. Units Conditions						
OS50	FPLLI	PLL Voltage Controlled Oscillator (VCO) Input Frequency Range		4	ı	5	MHz	ECPLL, HSPLL, XTPLL, FRCPLL modes		
OS51	Fsys	On-Chip VCO System Frequency		60		120	MHz	_		
OS52	TLOCK	PLL Start-up Time (L	LL Start-up Time (Lock Time)			2	ms	_		
OS53	DCLK	CLKO Stability ⁽²⁾ (Period Jitter or Cun	-0.25	_	+0.25	%	Measured over 100 ms period			

- **Note 1:** These parameters are characterized, but not tested in manufacturing.
 - **2:** This jitter specification is based on clock-cycle by clock-cycle measurements. To get the effective jitter for individual time-bases on communication clocks, use the following formula:

$$EffectiveJitter = \frac{D_{CLK}}{\sqrt{\frac{SYSCLK}{CommunicationClock}}}$$

For example, if SYSCLK = 80 MHz and SPI bit rate = 20 MHz, the effective jitter is as follows:

$$Effective Jitter = \frac{D_{CLK}}{\sqrt{\frac{80}{20}}} = \frac{D_{CLK}}{2}$$

TABLE 31-19: INTERNAL FRC ACCURACY

IADLL	DI-13. INTENNALTING	ACCU	NACI								
AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp									
Param. No.	Characteristics	Min.	Min. Typical Max. Units Conditions								
Internal	FRC Accuracy @ 8.00 MH	z ⁽¹⁾ for P	IC32MX5	575/675/6	95/775 F	amily Devices					
F20a	FRC	-2 - +2 % -									
Internal	Internal FRC Accuracy @ 8.00 MHz ^(1,2) for PIC32MX534/564/664/764 Family Devices										
F20b	FRC	-0.9	_	+0.9	%	_					

- Note 1: Frequency calibrated at 25°C and 3.3V. The TUN bits can be used to compensate for temperature drift.
 - 2: This information is preliminary.

TABLE 31-20: INTERNAL RC ACCURACY

AC CHA	RACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp								
Param. No.	Characteristics Min Tynical May Units Conditions					Conditions				
LPRC @	LPRC @ 31.25 kHz ⁽¹⁾									
F21	LPRC	-15	-15 — +15 % —							

Note 1: Change of LPRC frequency as VDD changes.

FIGURE 31-3: I/O TIMING CHARACTERISTICS




TABLE 31-21: I/O TIMING REQUIREMENTS


AC CHAI	RACTERIS	STICS	(unless other	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteris	stics ⁽²⁾	Min.	Typical ⁽¹⁾	Max.	Units	Conditions		
DO31	TioR	Port Output Rise Time			5	15	ns	VDD < 2.5V		
				_	5	10	ns	VDD > 2.5V		
DO32	TioF	Port Output Fall Tim	е		5	15	ns	VDD < 2.5V		
					5	10	ns	VDD > 2.5V		
DI35	TINP	INTx Pin High or Lo	Tx Pin High or Low Time		_	_	ns	_		
DI40	DI40 TRBP CNx High or Low Time (input)				_	_	Tsysclk	_		

Note 1: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated.


^{2:} This parameter is characterized, but not tested in manufacturing.

FIGURE 31-4: POWER-ON RESET TIMING CHARACTERISTICS

Internal Voltage Regulator Enabled Clock Sources = (FRC, FRCDIV, FRCDIV16, FRCPLL, EC, ECPLL and LPRC)



Internal Voltage Regulator Enabled Clock Sources = (HS, HSPLL, XT, XTPLL and Sosc)



- Note 1: The power-up period will be extended if the power-up sequence completes before the device exits from BOR (VDD < VDDMIN).
 - 2: Includes interval voltage regulator stabilization delay.




FIGURE 31-5: EXTERNAL RESET TIMING CHARACTERISTICS

TABLE 31-22: RESETS TIMING

AC CHA	RACTERI	STICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions		
SY00	TPU	Power-up Period Internal Voltage Regulator Enabled	I	400	600	μs	-40°C to +85°C		
SY01	TPWRT	Power-up Period External Vcore Applied (Power-up timer active)	48	64	80	ms	-40°C to +85°C		
SY02	TSYSDLY	System Delay Period: Time Required to Reload Device Configuration Fuses plus SYSCLK Delay before First instruction is Fetched.	_	1 μs + 8 SYSCLK cycles		_	-40°C to +85°C		
SY20	TMCLR	MCLR Pulse Width (low)	_	2		μS	-40°C to +85°C		
SY30	TBOR	BOR Pulse Width (low)	_	1	_	μS	-40°C to +85°C		

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Characterized by design but not tested.

FIGURE 31-6: TIMER1, 2, 3, 4, 5 EXTERNAL CLOCK TIMING CHARACTERISTICS




TABLE 31-23: TIMER1 EXTERNAL CLOCK TIMING REQUIREMENTS⁽¹⁾

AC CHA	ARACTERIS'	псѕ		(un	Standard Operating Conditions: 2.3V to 3.6V unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Charac	teristics ⁽²⁾		Min.	Typical	Max.	Units	Conditions		
TA10	ТтхН	TxCK High Time	Synchrono with presc		[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15		
			Asynchror with presc		10	_		ns	_		
TA11	TTXL	TxCK Low Time	Synchrono with presc		[(12.5 ns or 1 TPB)/N] + 25 ns	_	_	ns	Must also meet parameter TA15		
			Asynchror with presc		10	_	_	ns	_		
TA15	ТтхР	TxCK Input Period	Synchrono with presc		[(Greater of 25 ns or 2 TPB)/N] + 30 ns	_	_	ns	VDD > 2.7V		
					[(Greater of 25 ns or 2 TPB)/N] + 50 ns	_	_	ns	VDD < 2.7V		
			Asynchror with presc		20	_	_	ns	V _{DD} > 2.7V (Note 3)		
					50	_	_	ns	V _{DD} < 2.7V (Note 3)		
OS60	Fт1	SOSC1/T1CK Oscillator Input Frequency Range (oscillator enabled by settin TCS bit (T1CON<1>))			32	_	100	kHz			
TA20	TCKEXTMRL	Delay from E Clock Edge t Increment		CK	_		1	Трв	_		

Note 1: Timer1 is a Type A.

2: This parameter is characterized, but not tested in manufacturing.

3: N = Prescale Value (1, 8, 64, 256).

TABLE 31-24: TIMER2, 3, 4, 5 EXTERNAL CLOCK TIMING REQUIREMENTS

AC CHARACTERISTICS

Standard Operating Conditions: 2.3V to 3.6V
(unless otherwise stated)
Operating temperature -40°C ≤TA ≤+85°C for Industrial
-40°C ≤TA ≤+105°C for V-Temp

Param. No.	Symbol	Cha	racteristics ⁽¹⁾	Min.	Max.	Units	Condit	ions
TB10	ТтхН	TxCK High Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	1	value (1, 2, 4, 8,
TB11	TTXL	TxCK Low Time	Synchronous, with prescaler	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter TB15	16, 32, 64, 256)
TB15	TTXP	TxCK Input	Synchronous, with prescaler	[(Greater of [(25 ns or 2 TPB)/N] + 30 ns	_	ns	VDD > 2.7V	
		Period		[(Greater of [(25 ns or 2 TPB)/N] + 50 ns	_	ns	VDD < 2.7V	
TB20	TCKEXTMRL	_	External TxCK to Timer Increment	_	1	Трв	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-7: INPUT CAPTURE (CAPx) TIMING CHARACTERISTICS




TABLE 31-25: INPUT CAPTURE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated)						
AC CHARACTERISTICS	Operating temperature -40°C ≤TA ≤+85°C for Industrial						
	-40°C ≤TA ≤+105°C for V-Temp						

			10 0 = 11 = 100 0 101 1 1011p					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Max.	Units	Con	ditions	
IC10	TccL	ICx Input Low Time	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.	N = prescale value (1, 4, 16)	
IC11	TccH	ICx Input High Time	[(12.5 ns or 1 TPB)/N] + 25 ns	_	ns	Must also meet parameter IC15.		
IC15	TccP	ICx Input Period	[(25 ns or 2 TPB)/N] + 50 ns	_	ns	_		

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-8: OUTPUT COMPARE MODULE (OCx) TIMING CHARACTERISTICS




TABLE 31-26: OUTPUT COMPARE MODULE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²⁾	Max.	Units	Conditions	
OC10	TccF	OCx Output Fall Time	_	_	_	ns	See parameter DO32	
OC11	TccR	OCx Output Rise Time	_	_	_	ns	See parameter DO31	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

FIGURE 31-9: OCx/PWM MODULE TIMING CHARACTERISTICS




TABLE 31-27: SIMPLE OCx/PWM MODE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industria -40°C ≤TA ≤+105°C for V-Temp					
Param No.	Symbol	Characteristics ⁽¹⁾	Min	Min Typical ⁽²⁾		Units	Conditions
OC15	TFD	Fault Input to PWM I/O Change	_	_	50	ns	_
OC20	TFLT	Fault Input Pulse Width	50	_	_	ns	

- **Note 1:** These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.




FIGURE 31-10: SPIX MODULE MASTER MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-28: SPIx MASTER MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typical ⁽²	Max.	Units	Conditions	
SP10	TscL	SCKx Output Low Time ⁽³⁾	Tsck/2	_	_	ns	_	
SP11	TscH	SCKx Output High Time(3)	Tsck/2	_	_	ns	_	
SP20	TscF	SCKx Output Fall Time(4)	_	_	_	ns	See parameter DO32	
SP21	TscR	SCKx Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time(4)	_	_	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	_	_	_	ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge	_	_	20	ns	VDD < 2.7V	
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - **2:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 31-11: SPIX MODULE MASTER MODE (CKE = 1) TIMING CHARACTERISTICS SP36_ SCKx (CKP = 0)SP11 SP10 SP21 SP20 SCKx (CKP = 1)SP35 SP20 SP21 LSb **SDO**x MSb SP30,SP31

LSb In

Note: Refer to Figure 31-1 for load conditions.

SP40

MSb In

SP41

SDIX

TABLE 31-29: SPIX MODULE MASTER MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typ. ⁽²⁾ Max. Units Condition					
SP10	TscL	SCKx Output Low Time(3)	Tsck/2	_		ns	_	
SP11	TscH	SCKx Output High Time ⁽³⁾	Tsck/2	_	_	ns	_	
SP20	TscF	SCKx Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter DO32	
SP21	TscR	SCKx Output Rise Time(4)	_	_	_	ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time(4)	_			ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge	_	_	20	ns	VDD < 2.7V	
SP36	TDOV2SC, TDOV2SCL	SDOx Data Output Setup to First SCKx Edge	15	_	_	ns	_	
SP40	TDIV2scH,	Setup Time of SDIx Data Input to	15	_	_	ns	VDD > 2.7V	
	TDIV2scL	SCKx Edge	20			ns	VDD < 2.7V	
SP41	TscH2DIL,	Hold Time of SDIx Data Input	15	_	_	ns	VDD > 2.7V	
	TscL2DIL	to SCKx Edge	20	_	_	ns	VDD < 2.7V	

Note 1: These parameters are characterized, but not tested in manufacturing.

- 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
- **3:** The minimum clock period for SCKx is 40 ns. Therefore, the clock generated in Master mode must not violate this specification.
- 4: Assumes 50 pF load on all SPIx pins.




FIGURE 31-12: SPIX MODULE SLAVE MODE (CKE = 0) TIMING CHARACTERISTICS

TABLE 31-30: SPIx MODULE SLAVE MODE (CKE = 0) TIMING REQUIREMENTS

AC CHARACTERISTICS			(unless o	-40°C ≤TA ≤+105°C for V-				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min.	Typ. ⁽²⁾	Max.	Units	Conditions	
SP70	TscL	SCKx Input Low Time(3)	Tsck/2	_	_	ns	_	
SP71	TscH	SCKx Input High Time ⁽³⁾	Tsck/2	_	_	ns	_	
SP72	TscF	SCKx Input Fall Time	_	_	_	ns	See parameter DO32	
SP73	TscR	SCKx Input Rise Time		_	_	ns	See parameter DO31	
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾		_	_	ns	See parameter DO31	
SP35	TscH2DoV,	SDOx Data Output Valid after	_	_	15	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge		_	20	ns	VDD < 2.7V	
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10		_	ns	_	
SP41	TSCH2DIL, TSCL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_	_	ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓to SCKx ↑ or SCKx Input	175		_	ns	_	
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance ⁽³⁾	5		25	ns	_	
SP52	TscL2ssH	SSx after SCKx Edge	Tsck + 20	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.




FIGURE 31-13: SPIX MODULE SLAVE MODE (CKE = 1) TIMING CHARACTERISTICS

TABLE 31-31: SPIX MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Conditio					
SP70	TscL	SCKx Input Low Time ⁽³⁾	Tsck/2	_	_	ns	_	
SP71	TscH	SCKx Input High Time ⁽³⁾	Tsck/2	_	_	ns	_	
SP72	TscF	SCKx Input Fall Time	_	5	10	ns	_	
SP73	TscR	SCKx Input Rise Time	_	5	10	ns	_	
SP30	TDOF	SDOx Data Output Fall Time ⁽⁴⁾	_	_	_	ns	See parameter DO32	
SP31	TDOR	SDOx Data Output Rise Time ⁽⁴⁾	_	_	l	ns	See parameter DO31	
SP35	TscH2DoV,		_	_	20	ns	VDD > 2.7V	
	TscL2DoV	SCKx Edge	_	_	30	ns	VDD < 2.7V	
SP40	TDIV2scH, TDIV2scL	Setup Time of SDIx Data Input to SCKx Edge	10		I	ns	_	
SP41	TscH2DIL, TscL2DIL	Hold Time of SDIx Data Input to SCKx Edge	10	_		ns	_	
SP50	TssL2scH, TssL2scL	SSx ↓to SCKx ↓or SCKx ↑ Input	175	_	_	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

TABLE 31-31: SPIx MODULE SLAVE MODE (CKE = 1) TIMING REQUIREMENTS (CONTINUED)

AC CHARACTERISTICS			(unless	Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical ⁽²⁾ Max. Units Cond				Conditions	
SP51	TssH2DoZ	SSx ↑ to SDOx Output High-Impedance ⁽⁴⁾	5	_	25	ns	_	
SP52	TscH2ssH TscL2ssH	SSx ↑ after SCKx Edge	Тscк + 20	_	_	ns	_	
SP60	TssL2DoV	SDOx Data Output Valid after SSx Edge	_	_	25	ns	_	

- Note 1: These parameters are characterized, but not tested in manufacturing.
 - 2: Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.
 - 3: The minimum clock period for SCKx is 40 ns.
 - 4: Assumes 50 pF load on all SPIx pins.

FIGURE 31-14: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (MASTER MODE)




FIGURE 31-15: I2Cx BUS DATA TIMING CHARACTERISTICS (MASTER MODE)




TABLE 31-32: I2Cx BUS DATA TIMING REQUIREMENTS (MASTER MODE)

AC CHA	RACTER	ISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Charact	eristics	Min. ⁽¹⁾	Max.	Units	Conditions	
IM10	TLO:SCL	Clock Low Time	100 kHz mode	TPB * (BRG + 2)	_	μs	_	
			400 kHz mode	Трв * (BRG + 2)	_	μs	_	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	_	
IM11	THI:SCL	Clock High Time	100 kHz mode	Трв * (BRG + 2)	_	μs	_	
			400 kHz mode	Трв * (BRG + 2)	_	μs	_	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	μs	_	
IM20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be	
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	100	ns		
IM21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be	
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	from 10 to 400 pF	
			1 MHz mode ⁽²⁾	_	300	ns		
IM25	Tsu:dat	Data Input	100 kHz mode	250	_	ns	_	
		Setup Time	400 kHz mode	100	<u> </u>	ns	-	
			1 MHz mode ⁽²⁾	100	_	ns	1	
IM26	THD:DAT	Data Input	100 kHz mode	0	_	μs	_	
		Hold Time	400 kHz mode	0	0.9	μs	1	
			1 MHz mode ⁽²⁾	0	0.3	μs		
IM30	Tsu:sta	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	Only relevant for	
		Setup Time	400 kHz mode	Трв * (BRG + 2)	_	ns	Repeated Start	
			1 MHz mode ⁽²⁾	Трв * (BRG + 2)	_	ns	condition	
IM31	THD:STA	Start Condition	100 kHz mode	Трв * (BRG + 2)	_	ns	After this period, the	
		Hold Time	400 kHz mode	TPB * (BRG + 2)	_	ns	first clock pulse is	
			1 MHz mode ⁽²⁾	TPB * (BRG + 2)	_	ns	generated	
IM33	Tsu:sto	Stop Condition	100 kHz mode	TPB * (BRG + 2)	_	ns	_	
		Setup Time	400 kHz mode	TPB * (BRG + 2)	_	ns	1	
			1 MHz mode ⁽²⁾	TPB * (BRG + 2)	_	ns	1	
IM34	THD:STO	Stop Condition	100 kHz mode	TPB * (BRG + 2)	_	ns	_	
		Hold Time	400 kHz mode	TPB * (BRG + 2)	_	ns	1	
			1 MHz mode ⁽²⁾	TPB * (BRG + 2)	_	ns	1	
IM40	TAA:SCL	Output Valid	100 kHz mode		3500	ns	_	
		from Clock	400 kHz mode	_	1000	ns	_	
			1 MHz mode ⁽²⁾	_	350	ns	_	
IM45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	The amount of time the	
			400 kHz mode	1.3	<u> </u>	μs	bus must be free	
			1 MHz mode ⁽²⁾	0.5	_	μs	before a new	
							transmission can start	
IM50	Св	Bus Capacitive L			400	pF	_	
IM51	TPGD	Pulse Gobbler De		52	312	ns	_	

Note 1: BRG is the value of the I^2C^{TM} Baud Rate Generator.

^{2:} Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

FIGURE 31-16: I2Cx BUS START/STOP BITS TIMING CHARACTERISTICS (SLAVE MODE)




FIGURE 31-17: I2Cx BUS DATA TIMING CHARACTERISTICS (SLAVE MODE)




TABLE 31-33: I2Cx BUS DATA TIMING REQUIREMENTS (SLAVE MODE)

	RACTERIS	STICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Charact	eristics	Min.	Max.	Units	Conditions		
IS10	TLO:SCL	Clock Low Time	100 kHz mode	4.7	_	μs	PBCLK must operate at a minimum of 800 kHz		
			400 kHz mode	1.3	_	μs	PBCLK must operate at a minimum of 3.2 MHz		
			1 MHz mode ⁽¹⁾	0.5	_	μs	_		
IS11	THI:SCL	Clock High Time	100 kHz mode	4.0	_	μs	PBCLK must operate at a minimum of 800 kHz		
			400 kHz mode	0.6	_	μs	PBCLK must operate at a minimum of 3.2 MHz		
			1 MHz mode ⁽¹⁾	0.5	—	μs	_		
IS20	TF:SCL	SDAx and SCLx	100 kHz mode	_	300	ns	CB is specified to be from		
		Fall Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	_	100	ns			
IS21	TR:SCL	SDAx and SCLx	100 kHz mode	_	1000	ns	CB is specified to be from		
		Rise Time	400 kHz mode	20 + 0.1 CB	300	ns	10 to 400 pF		
			1 MHz mode ⁽¹⁾	_	300	ns			
IS25	TSU:DAT	Data Input	100 kHz mode	250	_	ns	_		
		Setup Time	400 kHz mode	100	_	ns			
			1 MHz mode ⁽¹⁾	100	_	ns			
IS26	THD:DAT	Data Input	100 kHz mode	0	_	ns	_		
		Hold Time	400 kHz mode	0	0.9	μs			
			1 MHz mode ⁽¹⁾	0	0.3	μs			
IS30	Tsu:sta	Start Condition	100 kHz mode	4700	_	ns	Only relevant for Repeated		
		Setup Time	400 kHz mode	600	_	ns	Start condition		
			1 MHz mode ⁽¹⁾	250	_	ns			
IS31	THD:STA	Start Condition	100 kHz mode	4000	_	ns	After this period, the first		
		Hold Time	400 kHz mode	600	_	ns	clock pulse is generated		
			1 MHz mode ⁽¹⁾	250	_	ns			
IS33	Tsu:sto	Stop Condition	100 kHz mode	4000	_	ns	_		
		Setup Time	400 kHz mode	600	_	ns			
			1 MHz mode ⁽¹⁾	600		ns			
IS34	THD:STO	Stop Condition	100 kHz mode	4000		ns	_		
		Hold Time	400 kHz mode	600	_	ns			
			1 MHz mode ⁽¹⁾	250		ns			
IS40	TAA:SCL	Output Valid from	100 kHz mode	0	3500	ns	_		
		Clock	400 kHz mode	0	1000	ns			
			1 MHz mode ⁽¹⁾	0	350	ns			
IS45	TBF:SDA	Bus Free Time	100 kHz mode	4.7	_	μs	The amount of time the bus		
			400 kHz mode	1.3	_	μs	must be free before a new		
			1 MHz mode ⁽¹⁾	0.5	_	μs	transmission can start		
IS50	Св	Bus Capacitive Lo	ading	_	400	pF	_		

Note 1: Maximum pin capacitance = 10 pF for all I2Cx pins (for 1 MHz mode only).

FIGURE 31-18: CAN MODULE I/O TIMING CHARACTERISTICS




TABLE 31-34: CAN MODULE I/O TIMING REQUIREMENTS

AC CHARACTERISTICS				Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param No.	Symbol	Characteristic ⁽¹⁾	Min	Typ ⁽²⁾	Max	Units	Conditions	
CA10	TioF	Port Output Fall Time	_	_	_	ns	See parameter D032	
CA11	TioR	Port Output Rise Time	_	_	_	ns	See parameter D031	
CA20	Tcwf	Pulse Width to Trigger CAN Wake-up Filter	700	_	_	ns	_	

Note 1: These parameters are characterized but not tested in manufacturing.

^{2:} Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

TABLE 31-35: ETHERNET MODULE SPECIFICATIONS

AC CHARA	CTERISTICS	(unless of	Operating Control of the Control of	onditions: 2.3V to 3.6V ted) -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Characteristic	Min.	Typical	Max.	Units	Conditions		
MIIM Timing	g Requirements	•			<u> </u>			
ET1	MDC Duty Cycle	40	_	60	%	_		
ET2	MDC Period	400	_	_	ns	_		
ET3	MDIO Output Delay	10	_	10	ns	_		
ET4	MDIO Input Delay	0	_	300	ns	_		
MII Timing I	Requirements							
ET5	TX Clock Frequency	_	25	_	MHz	_		
ET6	TX Clock Duty Cycle	35	_	65	%	_		
ET7	ETXDx, ETEN, ETXERR Delay	0	_	25	ns	_		
ET8	RX Clock Frequency	_	25	_	MHz	_		
ET9	RX Clock Duty Cycle	35	_	65	%	_		
ET10	ERXDx, ERXDV, ERXERR Delay	10	_	30	ns	_		
RMII Timing Requirements								
ET11	Reference Clock Frequency		50		MHz	_		
ET12	Reference Clock Duty Cycle	35	_	65	%	_		
ET13	ETXDx, ETEN, Delay	2		16	ns	_		
ET14	ERXDx, ERXDV, ERXERR Delay	2	_	16	ns	_		

TABLE 31-36: ADC MODULE SPECIFICATIONS⁽⁵⁾

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp						
Param. No.	Symbol	Symbol Characteristics		Typical	Max.	Units	Conditions		
Device Supply									
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.5	_	Lesser of VDD + 0.3 or 3.6	V	_		
AD02	AVss	Module Vss Supply	Vss	_	Vss + 0.3	V	_		
Referen	ce Inputs								
AD05	VREFH	Reference Voltage High	AVss + 2.0	_	AVDD	V	(Note 1)		
AD05a			2.5	_	3.6	V	VREFH = AVDD (Note 3)		
AD06	VREFL	Reference Voltage Low	AVss	_	VREFH – 2.0	V	(Note 1)		
AD07	VREF	Absolute Reference Voltage (VREFH – VREFL)	2.0 —		AVDD	V	(Note 3)		
AD08	IREF	Current Drain	_	250 —	400 3	μA μA	ADC operating ADC off		
Analog	Input					•			
AD12	VINH-VINL	Full-Scale Input Span	VREFL	_	VREFH	V	_		
AD13	VINL	Absolute VINL Input Voltage	AVss - 0.3	_	AVDD/2	V	_		
AD14	Vin	Absolute Input Voltage	AVss - 0.3 — AVDD + 0		AVDD + 0.3	V	_		
AD15		Leakage Current	— +/- 0.001 +/-0.6		+/-0.610	μА	VINL = AVSS = VREFL = 0V, AVDD = VREFH = $3.3V$ Source Impedance = $10 \text{ k}\Omega$		
AD17	RIN	Recommended Impedance of Analog Voltage Source	— — 5К		Ω	(Note 1)			
ADC Ac	curacy - N	leasurements with Exter	rnal VREF+/VR	EF-					
AD20c	Nr	Resolution	10 data bits		bits	_			
AD21c	INL	Integral Nonlinearity	> -1 —		< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V		
AD22c	DNL	Differential Nonlinearity	> -1	_	< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V (Note 2)		
AD23c	GERR	Gain Error	> -1 —		< 1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3.3V		
AD24n	EOFF	Offset Error	>-1 —		< 1	LSb	VINL = AVSS = 0V, AVDD = 3.3V		
AD25c — Monotonicity — — —				_	_	Guaranteed			

- Note 1: These parameters are not characterized or tested in manufacturing.
 - 2: With no missing codes.
 - 3: These parameters are characterized, but not tested in manufacturing.
 - **4:** Characterized with a 1 kHz sinewave.
 - **5:** For PIC32MX534/564/664/764 devices, data provided in this table is preliminary.

TABLE 31-36: ADC MODULE SPECIFICATIONS⁽⁵⁾ (CONTINUED)

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min.	Typical	Max.	Units	Conditions	
ADC Ac	curacy – N	leasurements with Inter	nal VREF+/VR	EF-				
AD20d	Nr	Resolution		10 data bits			(Note 3)	
AD21d	INL	Integral Nonlinearity	> -1	>-1 - <1		LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD22d	DNL	Differential Nonlinearity	> -1		< 1	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Notes 2,3)	
AD23d	GERR	Gain Error	> -4	_	< 4	LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)	
AD24d	EOFF	Offset Error	set Error > -2 — < 2		LSb	VINL = AVSS = 0V, AVDD = 2.5V to 3.6V (Note 3)		
AD25d	id — Monotonicity — — —		_	_	Guaranteed			
Dynamic Performance								
AD31b	SINAD	Signal to Noise and Distortion	55	58.5	_	dB	(Notes 3,4)	
AD34b	ENOB	Effective Number of Bits	9.0	9.5		bits	(Notes 3,4)	

Note 1: These parameters are not characterized or tested in manufacturing.

- 2: With no missing codes.
- 3: These parameters are characterized, but not tested in manufacturing.
- 4: Characterized with a 1 kHz sinewave.
- **5:** For PIC32MX534/564/664/764 devices, data provided in this table is preliminary.

TABLE 31-37: 10-BIT ADC CONVERSION RATE PARAMETERS⁽²⁾

Standard Operating Conditions: 2.3V to 3.6V

(unless otherwise stated)

Operating temperature -40°C ≤TA ≤+85°C for Industrial

-40°C ≤TA ≤+105°C for V-Temp

ADC Speed	TAD Minimum	Sampling Time Mininum	Rs Maximum	VDD	ADC Channels Configuration
1 Msps to 400 ksps ⁽¹⁾	65 ns	132 ns	500Ω	3.0V to 3.6V	ANX CHX ADC
Up to 400 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX SHA ADC ANX OF VREF-
Up to 300 ksps	200 ns	200 ns	5.0 kΩ	2.5V to 3.6V	ANX CHX ADC ANX OF VREF-

Note 1: External VREF- and VREF+ pins must be used for correct operation.

2: These parameters are characterized, but not tested in manufacturing.

TABLE 31-38: ANALOG-TO-DIGITAL CONVERSION TIMING REQUIREMENTS


AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics	Min.	Min. Typical ⁽¹⁾ Max. Units Conditions				
Clock P	arameter	3						
AD50	TAD	Analog-to-Digital Clock Period ⁽²⁾	65	_	_	ns	See Table 31-37	
Convers	sion Rate							
AD55	TCONV	Conversion Time	_	12 TAD	_	_	_	
AD56	FCNV	Throughput Rate	_	_	1000	ksps	AVDD = 3.0V to 3.6V	
		(Sampling Speed)	_	_	400	ksps	AVDD = 2.5V to 3.6V	
AD57	TSAMP	Sample Time	1 TAD	_	_	_	TSAMP must be ≥ 132 ns	
Timing	Paramete	rs						
AD60	TPCS	Conversion Start from Sample Trigger ⁽³⁾	_	1.0 TAD		_	Auto-Convert Trigger (SSRC<2:0> = 111) not selected	
AD61	TPSS	Sample Start from Setting Sample (SAMP) bit	0.5 TAD	_	1.5 TAD	_	_	
AD62	TCSS	Conversion Completion to Sample Start (ASAM = 1) ⁽³⁾	_	0.5 TAD	_	_	_	
AD63	TDPU	Time to Stabilize Analog Stage from Analog-to-Digital Off to Analog-to-Digital On ⁽³⁾	_	_	2	μs	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

^{2:} Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

^{3:} Characterized by design but not tested.

FIGURE 31-19: ANALOG-TO-DIGITAL CONVERSION (10-BIT MODE) TIMING CHARACTERISTICS (ASAM = 0, SSRC<2:0> = 000)



- 1 Software sets ADxCON. SAMP to start sampling.
- 2 Sampling starts after discharge period. TSAMP is described in Section 17. "10-bit A/D Converter" (DS61104) of the "PIC32 Family Reference Manual".
- 3 Software clears ADxCON. SAMP to start conversion.
- (4) Sampling ends, conversion sequence starts.
- (5) Convert bit 9.
- 6 Convert bit 8.
- (7) Convert bit 0.
- (8) One TAD for end of conversion.






FIGURE 31-21: PARALLEL SLAVE PORT TIMING




TABLE 31-39: PARALLEL SLAVE PORT REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions				
PS1	TdtV2wrH	Data In Valid before WR or CS Inactive (setup time)	20	_	_	ns	_
PS2	TwrH2dtl	WR or CS Inactive to Data-In Invalid (hold time)	40	_	_	ns	_
PS3	TrdL2dtV	RD and CS Active to Data-Out Valid	_	_	60	ns	_
PS4	TrdH2dtl	RD Active or CS Inactive to Data-Out Invalid	0	_	10	ns	_
PS5	Tcs	CS Active Time	TpB + 40	_	_	ns	_
PS6	Twr	WR Active Time	TpB + 25	_		ns	
PS7	TRD	RD Active Time	TpB + 25	_	_	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-22: PARALLEL MASTER PORT READ TIMING DIAGRAM Трв Трв Трв Трв Трв Трв Трв Трв PB Clock I PM4 Address PMA<13:18> PM6 Data PMD<7:0> Address<7:0> PM2 PM7 -- PM3 --> **PMRD ←** PM5 → **PMWR ─** PM1 → PMALL/PMALH PMCS<2:1> 1

TABLE 31-40: PARALLEL MASTER PORT READ TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions				Conditions
PM1	TLAT	PMALL/PMALH Pulse Width	_	1 Трв	_	_	_
PM2	TADSU	Address Out Valid to PMALL/PMALH Invalid (address setup time)	_	2 Трв	_	_	_
РМ3	TADHOLD	PMALL/PMALH Invalid to Address Out Invalid (address hold time)	_	1 Трв	_	_	_
PM4	TAHOLD	PMRD Inactive to Address Out Invalid (address hold time)	5	_	_	ns	_
PM5	TRD	PMRD Pulse Width	_	1 Трв	_	_	_
PM6	Tosu	PMRD or PMENB Active to Data In Valid (data setup time)	15	_	_	ns	_
PM7	TDHOLD	PMRD or PMENB Inactive to Data In Invalid (data hold time)	_	80	_	ns	_

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-23: PARALLEL MASTER PORT WRITE TIMING DIAGRAM




TABLE 31-41: PARALLEL MASTER PORT WRITE TIMING REQUIREMENTS

AC CHARACTERISTICS		Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp					
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions				
PM11	Twr	PMWR Pulse Width	_	1 Трв	1		_
PM12	TDVSU	Data Out Valid before PMWR or PMENB goes Inactive (data setup time)	_	2 Трв	_	_	_
PM13	TDVHOLD	PMWR or PMEMB Invalid to Data Out Invalid (data hold time)	_	1 Трв	_	_	_

Note 1: These parameters are characterized, but not tested in manufacturing.

TABLE 31-42: OTG ELECTRICAL SPECIFICATIONS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Characteristics ⁽¹⁾	Min. Typical Max. Units Conditions				
USB313	VUSB	USB Voltage	3.0	_	3.6	V	Voltage on VUSB must be in this range for proper USB operation
USB315	VILUSB	Input Low Voltage for USB Buffer	_	_	0.8	V	_
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	_	V	_
USB318	VDIFS	Differential Input Sensitivity	_	_	0.2	V	The difference between D+ and D- must exceed this value while VCM is met
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	_
USB320	Zout	Driver Output Impedance	28.0		44.0	Ω	_
USB321	Vol	Voltage Output Low	0.0	_	0.3	V	14.25 kΩ load connected to 3.6V
USB322	Vон	Voltage Output High	2.8	_	3.6	V	14.25 kΩ load connected to ground

Note 1: These parameters are characterized, but not tested in manufacturing.

FIGURE 31-24: EJTAG TIMING CHARACTERISTICS




TABLE 31-43: EJTAG TIMING REQUIREMENTS

AC CHARACTERISTICS			Standard Operating Conditions: 2.3V to 3.6V (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+105°C for V-Temp				
Param. No.	Symbol	Description ⁽¹⁾	Min.	Max.	Units	Conditions	
EJ1	Ттсксүс	TCK Cycle Time	25	_	ns	_	
EJ2	Ттскнідн	TCK High Time	10	_	ns	_	
EJ3	TTCKLOW	TCK Low Time	10	_	ns	_	
EJ4	TTSETUP	TAP Signals Setup Time Before Rising TCK	5	_	ns	_	
EJ5	TTHOLD	TAP Signals Hold Time After Rising TCK	3	_	ns	_	
EJ6	Ттроопт	TDO Output Delay Time from Falling TCK	_	5	ns	_	
EJ7	TTDOZSTATE	TDO 3-State Delay Time from Falling TCK	_	5	ns	_	
EJ8	TTRSTLOW	TRST Low Time	25	_	ns	_	
EJ9	TRF	TAP Signals Rise/Fall Time, All Input and Output	_	_	ns	_	

Note 1: These parameters are characterized, but not tested in manufacturing.

32.0 PACKAGING INFORMATION

32.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)



Example



100-Lead TQFP (14x14x1 mm)



Example



100-Lead TQFP (12x12x1 mm)



Example



Legend: XX...X Customer-specific information
Year code (last digit of calendar year)
YY Year code (last 2 digits of calendar year)
WW Week code (week of January 1 is week '01')
NNN Alphanumeric traceability code
Pb-free JEDEC designator for Matte Tin (Sn)
* This package is Pb-free. The Pb-free JEDEC designator (@3)
can be found on the outer packaging for this package.

Note: In the event the full Microchip part number cannot be marked on one line, it will

lote: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

32.1 Package Marking Information (Continued)

64-Lead QFN (9x9x0.9 mm)



Example



121-Lead XBGA (10x10x1.1 mm)



Example




32.2 Package Details

The following sections give the technical details of the packages.

64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units			MILLIMETERS			
	Dimension Limits	MIN	NOM	MAX			
Number of Leads	N		64				
Lead Pitch	е		0.50 BSC				
Overall Height	A	_	_	1.20			
Molded Package Thickness	A2	0.95	1.00	1.05			
Standoff	A1	0.05	_	0.15			
Foot Length	L	0.45	0.60	0.75			
Footprint	L1	1.00 REF					
Foot Angle	ф	0°	3.5°	7°			
Overall Width	E		12.00 BSC				
Overall Length	D		12.00 BSC				
Molded Package Width	E1		10.00 BSC				
Molded Package Length	D1		10.00 BSC				
Lead Thickness	С	0.09	_	0.20			
Lead Width	b	0.17	0.22	0.27			
Mold Draft Angle Top	α	11°	12°	13°			
Mold Draft Angle Bottom	β	11°	12°	13°			


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

64-Lead Plastic Thin Quad Flatpack (PT) - 10x10x1 mm Body, 2.00 mm [TQFP]

lote: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIM	ETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E 0.50 BSC			
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

100-Lead Plastic Thin Quad Flatpack (PF) - 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
	Dimension Limits	MIN	NOM	MAX	
Number of Leads	N		100		
Lead Pitch	е		0.50 BSC		
Overall Height	A	_	_	1.20	
Molded Package Thickness	A2	0.95	1.00	1.05	
Standoff	A1	0.05	_	0.15	
Foot Length	L	0.45	0.60	0.75	
Footprint	L1	1.00 REF			
Foot Angle	ф	0°	3.5°	7°	
Overall Width	E		16.00 BSC		
Overall Length	D		16.00 BSC		
Molded Package Width	E1		14.00 BSC		
Molded Package Length	D1		14.00 BSC		
Lead Thickness	С	0.09	_	0.20	
Lead Width	b	0.17	0.22	0.27	
Mold Draft Angle Top	α	11° 12° 13°			
Mold Draft Angle Bottom	β	11°	12°	13°	


Notes.

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

100-Lead Plastic Thin Quad Flatpack (PF) – 14x14x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIM	ETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

100-Lead Plastic Thin Quad Flatpack (PT) - 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.
- 3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

100-Lead Plastic Thin Quad Flatpack (PT) – 12x12x1 mm Body, 2.00 mm [TQFP]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIM	ETERS		
Dimension Limits		MIN	NOM	MAX
Contact Pitch	Е		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-149C Sheet 1 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 7.15 x 7.15 Exposed Pad [QFN]

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS		
Dimension	Dimension Limits		NOM	MAX	
Number of Pins	N		64		
Pitch	е		0.50 BSC		
Overall Height	Α	0.80	0.90	1.00	
Standoff	A1	0.00	0.02	0.05	
Contact Thickness	A3	0.20 REF			
Overall Width	Е		9.00 BSC		
Exposed Pad Width	E2	7.05	7.15	7.50	
Overall Length	D		9.00 BSC		
Exposed Pad Length	D2	7.05	7.15	7.50	
Contact Width	b	0.18	0.25	0.30	
Contact Length	Ĺ	0.30 0.40 0.50			
Contact-to-Exposed Pad	K	0.20	-	-	


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated.
- 3. Dimensioning and tolerancing per ASME Y14.5M.
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 - REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-149C Sheet 2 of 2

64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] With 0.40 mm Contact Length

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

Units		N	ILLIMETER	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Optional Center Pad Width	W2			7.35
Optional Center Pad Length	T2			7.35
Contact Pad Spacing	C1		8.90	
Contact Pad Spacing	C2		8.90	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			0.85
Distance Between Pads G		0.20		

Notes:


1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2149A

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]


Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging




Microchip Technology Drawing C04-148A Sheet 1 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging





DETAIL B

Units		MILLIMETERS		S
Dimension	Limits	MIN	NOM	MAX
Number of Contacts	N		121	
Contact Pitch	е		0.80 BSC	
Overall Height	Α	1.00	1.10	1.20
Standoff	A1	0.25	0.30	0.35
Molded Package Thickness	A2	0.55	0.60	0.65
Overall Width	E	10.00 BSC		
Array Width	E1	8.00 BSC		
Overall Length	D		10.00 BSC	
Array Length	D1		8.00 BSC	
Contact Diameter	b		0.40 TYP	

Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


REF: Reference Dimension, usually without tolerance, for information purposes only.

3. The outer rows and colums of balls are located with respect to datums A and B.

Microchip Technology Drawing C04-148 Rev A Sheet 2 of 2

121-Lead Plastic Thin Profile Ball Grid Array (BG) - 10x10x1.10 mm Body [XBGA]

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	Units	N	ILLIMETER:	S
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E1		0.80 BSC	
Contact Pitch	E2		0.80 BSC	
Contact Pad Spacing	C1		8.00	
Contact Pad Spacing	C2		8.00	
Contact Pad Diameter (X121)	Х			0.40

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2148A

APPENDIX A: MIGRATING FROM PIC32MX3XX/4XX TO PIC32MX5XX/6XX/7XX DEVICES

This appendix provides an overview of considerations for migrating from PIC32MX3XX/4XX devices to the PIC32MX5XX/6XX/7XX family of devices. The code developed for the PIC32MX3XX/4XX devices can be ported to the PIC32MX5XX/6XX/7XX devices after making the appropriate changes outlined below.

A.1 DMA

PIC32MX5XX/6XX/7XX devices do not support stopping DMA transfers in Idle mode.

A.2 Interrupts

PIC32MX5XX/6XX/7XX devices have persistent interrupts for some of the peripheral modules. This means that the interrupt condition for these peripherals must be cleared before the interrupt flag can be cleared.

For example, to clear a UART receive interrupt, the user application must first read the UART Receive register to clear the interrupt condition and then clear the associated UxIF flag to clear the pending UART interrupt. In other words, the UxIF flag cannot be cleared by software until the UART Receive register is read.

Table A-1 outlines the peripherals and associated interrupts that are implemented differently on PIC32MX5XX/6XX/7XX versus PIC32MX3XX/4XX devices.

In addition, on the SPI module, the IRQ numbers for the receive done interrupts were changed from 25 to 24 and the transfer done interrupts were changed from 24 to 25.

TABLE A-1: PIC32MX3XX/4XX VERSUS PIC32MX5XX/6XX/7XX INTERRUPT IMPLEMENTATION DIFFERENCES

Module	Interrupt Implementation
Input Capture	To clear an interrupt source, read the Buffer Result (ICxBUF) register to obtain the number of capture results in the buffer that are below the interrupt threshold (specified by ICI<1:0> bits).
SPI	Receive and transmit interrupts are controlled by the SRXISEL<1:0> and STXISEL<1:0> bits, respectively. To clear an interrupt source, data must be written to, or read from, the SPIxBUF register to obtain the number of data to receive/transmit below the level specified by the SRXISEL<1:0> and STXISEL<1:0> bits.
UART	TX interrupt will be generated as soon as the UART module is enabled. Receive and transmit interrupts are controlled by the URXISEL<1:0> and UTXISEL<1:0> bits, respectively. To clear an interrupt source, data must be read from, or written to, the UxRXREG or UxTXREG registers to obtain the number of data to receive/transmit below the level specified by the URXISEL<1:0> and UTXISEL<1:0> bits.
ADC	All samples must be read from the result registers (ADC1BUFx) to clear the interrupt source.
PMP	To clear an interrupt source, read the Parallel Master Port Data Input/Output (PMDIN/PMDOUT) register.

APPENDIX B: REVISION HISTORY

Revision A (August 2009)

This is the initial released version of this document.

Revision B (November 2009)

The revision includes the following global update:

 Added Note 2 to the shaded table that appears at the beginning of each chapter. This new note provides information regarding the availability of registers and their associated bits.

Other major changes are referenced by their respective chapter/section in Table B-1.

TABLE B-1: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers"	Added the following devices: - PIC32MX575F256L - PIC32MX695F512L - PIC32MX695F512H
	The 100-pin TQFP pin diagrams have been updated to reflect the current pin name locations (see the "Pin Diagrams" section).
	Added the 121-pin Ball Grid Array (XBGA) pin diagram.
	Updated Table 1: "PIC32 USB and CAN – Features"
	Added the following tables:
	- Table 4: "Pin Names: PIC32MX534F064L, PIC32MX564F064L, PIC32MX564F128L, PIC32MX575F256L and PIC32MX575F512L Devices"
	- Table 5: "Pin Names: PIC32MX664F064L, PIC32MX664F128L, PIC32MX675F256L, PIC32MX675F512L and PIC32MX695F512L Devices"
	- Table 6: "Pin Names: PIC32MX775F256L, PIC32MX775F512L and PIC32MX795F512L Devices"
	Updated the following pins as 5V tolerant:
	- 64-pin QFN: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)
	- 64-pin TQFP: Pin 36 (D-/RG3) and Pin 37 (D+/RG2)
	- 100-pin TQFP: Pin 56 (D-/RG3) and Pin 57 (D+/RG2)
2.0 "Guidelines for Getting Started	Removed the last sentence of 2.3.1 "Internal Regulator Mode".
with 32-bit Microcontrollers"	Removed Section 2.3.2 "External Regulator Mode"

TABLE B-1: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
4.0 "Memory Organization"	Updated all register tables to include the Virtual Address and All Resets columns.
	Updated the title of Figure 4-4 to include the PIC32MX575F256L device.
	Updated the title of Figure 4-6 to include the PIC32MX695F512L and PIC32MX695F512H devices. Also changed PIC32MX795F512L to PIC32MX795F512H.
	Updated the title of Table 4-3 to include the PIC32MX695F512H device.
	Updated the title of Table 4-5 to include the PIC32MX575F5256L device.
	Updated the title of Table 4-6 to include the PIC32MX695F512L device.
	Reversed the order of Table 4-11 and Table 4-12.
	Reversed the order of Table 4-14 and Table 4-15.
	Updated the title of Table 4-15 to include the PIC32MX575F256L and PIC32MX695F512L devices.
	Updated the title of Table 4-45 to include the PIC32MX575F256L device.
	Updated the title of Table 4-47 to include the PIC32MX695F512H and PIC32MX695F512L devices.
12.0 "I/O Ports"	Updated the second paragraph of 12.1.2 "Digital Inputs" and removed Table 12-1.
22.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).
28.0 "Special Features"	Removed references to the ENVREG pin in 28.3 "On-Chip Voltage Regulator".
	Updated the first sentence of 28.3.1 "On-Chip Regulator and POR" and 28.3.2 "On-Chip Regulator and BOR".
	Updated the Connections for the On-Chip Regulator (see Figure 28-2).
31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings and added Note 3.
	Added Thermal Packaging Characteristics for the 121-pin XBGA package (see Table 31-3).
	Updated the Operating Current (IDD) DC Characteristics (see Table 31-5).
	Updated the Idle Current (IIDLE) DC Characteristics (see Table 31-6).
	Updated the Power-Down Current (IPD) DC Characteristics (see Table 31-7).
	Removed Note 1 from the Program Flash Memory Wait State Characteristics (see Table 31-12).
	Updated the SPIx Module Slave Mode (CKE = 1) Timing Characteristics, changing SP52 to SP35 between the MSb and Bit 14 on SDOx (see Figure 31-13).
32.0 "Packaging Information"	Added the 121-pin XBGA package marking information and package details.
"Product Identification System"	Added the definition for BG (121-lead 10x10x1.1 mm, XBGA).
	Added the definition for Speed.

Revision C (February 2010)

The revision includes the following updates, as described in Table B-2:

TABLE B-2: MAJOR SECTION UPDATES

TABLE B-2: MAJOR SECT			
Section Name	Update Description		
"High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers"	Added the following devices: PIC32MX675F256H PIC32MX775F256H PIC32MX775F512H PIC32MX775F256L PIC32MX775F256L PIC32MX775F512L Added the following pins: EREFCLK ECRSDV AEREFCLK		
	AECRSDV Added the EREFCLK and ECRSDV pins to Table 5 and Table 6.		
1.0 "Device Overview"	Updated the pin number pinout I/O descriptions for the following pin names in Table 1-1: SCL3 SCL5 SDA3 SDA5 CVREF- C2IN-		
	• SCL2 • TMS • CVREF+ • C2IN+ • SDA2 • TCK • CVREFOUT • C2OUT • SCL4 • TDI • C1IN- • PMA0 • SDA4 • TDO • C1IN+ • PMA1		
	Added the following pins to the Pinout I/O Descriptions table (Table 1-1): • EREFCLK • ECRSDV • AEREFCLK • AECRSDV		
4.0 "Memory Organization"	Added new devices and updated the virtual and physical memory map values in Figure 4-4. Added new devices to Figure 4-5. Added new devices to the following register maps: • Table 4-3, Table 4-4, Table 4-6 and Table 4-7 (Interrupt Register Maps) • Table 4-12 (I2C2 Register Map) • Table 4-15 (SPI1 Register Map) • Table 4-24 through Table 4-35 (PORTA-PORTG Register Maps) • Table 4-36 and Table 4-37 (Change Notice and Pull-up Register Maps) • Table 4-45 (CAN1 Register Map) • Table 4-46 (CAN2 Register Map) • Table 4-47 (Ethernet Controller Register Map) Changed the bits named POSCMD to POSCMOD in Table 4-42 (Device Configuration Word Summary).		
28.0 "Special Features" Appendix A: "Migrating from PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX Devices"	Changed all references of POSCMD to POSCMOD in the Device Configuration Word 1 register (see Register 28-2). Added the new section Appendix .		

Revision D (May 2010)

The revision includes the following updates, as described in Table B-3:

TABLE B-3: MAJOR SECTION UPDATES

Section Name	Update Description
"High-Performance, USB, CAN	Updated the initial Flash memory range to 64K.
and Ethernet 32-bit Flash Microcontrollers"	Updated the initial SRAM memory range to 16K.
wicrocontrollers	Added the following devices (see Table 1, Table 2, Table 3 and the Pin Diagrams):
	 PIC32MX534F064H PIC32MX564F064H PIC32MX564F128H PIC32MX664F128H PIC32MX764F128H PIC32MX534F064L PIC32MX564F064L PIC32MX564F064L PIC32MX564F128L PIC32MX564F128L PIC32MX764F128L
4.0 "Memory Organization"	Added new Memory Maps (Figure 4-1, Figure 4-2 and Figure 4-3).
	The bit named I2CSIF was changed to I2C1SIF and the bit named I2CBIF was changed to I2C1BIF in the Interrupt Register Map tables (Table 4-2, Table 4-3, Table 4-4, Table 4-5, Table 4-6 and Table 4-7)
	Added the following devices to the Interrupt Register Map (Table 4-2):
	PIC32MX534F064HPIC32MX564F064HPIC32MX564F128H
	Added the following devices to the Interrupt Register Map (Table 4-3):
	PIC32MX664F064HPIC32MX664F128H
	Added the following device to the Interrupt Register Map (Table 4-4):
	• PIC32MX764F128H
	Added the following devices to the Interrupt Register Map (Table 4-5):
	PIC32MX534F064LPIC32MX564F064LPIC32MX564F128L
	Added the following devices to the Interrupt Register Map (Table 4-6):
	PIC32MX664F064LPIC32MX664F128L
	Added the following device to the Interrupt Register Map (Table 4-7):
	• PIC32MX764F128L

TABLE B-3: MAJOR SECTION UPDATES (CONTINUED)

Update Description
following bit name changes in the I2C1, I2C3, I2C4 and I2C5 Register le 4-11):
RG SFR: I2C1BRG was changed to I2C3BRG RG SFR: I2C1BRG was changed to I2C4BRG RG SFR: I2C1BRG was changed to I2C5BRG RN SFR: I2CT1DATA was changed to I2CT2ADATA CV SFR: I2CR2DATA was changed to I2CR2ADATA RN SFR: I2CT1DATA was changed to I2CT3ADATA CV SFR: I2CR1DATA was changed to I2CR3ADATA
e RTSMD bit and UEN<1:0> bits to the UART1A, UART1B, UART2A, UART3A and UART3B Register Map (Table 4-13)
e SIDL bit to the DMA Global Register Map (Table 4-17).
the CM bit to CMR in the System Control Register Map (Table 4-23).
ne following devices to the I2C2, SPI1, PORTA, PORTC, PORTD, PORTF, PORTG, Change Notice and Pull-up Register Maps (Table 4-12, 4, Table 4-24, Table 4-27, Table 4-29, Table 4-31, Table 4-33, Table 4-35 e 4-36):
MX534F064L MX564F064L MX564F128L MX664F064L MX664F128L MX764F128L
e following devices to the PORTC, PORTD, PORTE, PORTF, PORTG, Notice and Pull-up Register Maps (Table 4-26, Table 4-28, Table 4-30, 2, Table 4-34 and Table 4-37):
MX534F064H MX564F064H MX564F128H MX664F064H MX664F128H MX764F128H
e following devices to the CAN1 Register Map (Table 4-45):
MX534F064H MX564F064H MX564F128H MX764F128H MX534F064L MX564F064L MX564F128L
e following devices to the Ethernet Controller Register Map (Table 4-47): MX664F064H
MX664F128H MX764F128H MX664F064L MX664F128L MX764F128L

TABLE B-3: MAJOR SECTION UPDATES (CONTINUED)

Section Name	Update Description
31.0 "Electrical Characteristics"	Updated the Typical and Maximum DC Characteristics: Operating Current (IDD) in Table 31-5.
	Updated the Typical and Maximum DC Characteristics: Idle Current (IIDLE) in Table 31-6.
	Updated the Typical and Maximum DC Characteristics: Power-Down Current (IPD) in Table 31-7.
	Added DC Characteristics: Program Memory parameters D130a and D132a in Table 31-11.
	Added the Internal Voltage Reference parameter (D305) to the Comparator Specifications in Table 31-13.

Revision E (July 2010)

Minor corrections were incorporated throughout the document.

Revision F (December 2010)

The revision includes the following global update:

VCAP/VDDCORE has been changed to: VCAP/VCORE

Other major changes are referenced by their respective chapter/section in Table B-4:

TABLE B-4: SECTION UPDATES

Section Name	Update Description
High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers	Removed the following Analog Feature: FV tolerant input pins (digital pins only)
	Updated the term LIN 1.2 support as LIN support for the peripheral feature: Six UART modules with: RS-232, RS-485, and LIN support
1.0 "Device Overview"	Updated the value of 64-pin QFN/TQFP pin number for the following pin names: PMA0, PMA1 and ECRSDV
4.0 "Memory Organization"	The following register map tables were updated:
	• Table 4-2:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	- Changed bits 25/9/-24/8 to U5IS<1:0> in IPC12
	- Added note 2
	Table 4-3 through Table 4-7:
	- Changed bits 24/8-24/10 to SRIPL<2:0> in INTSTAT
	- Changed bits 25/9-24/8 to U5IS<1:0> in IPC12
	• Table 4-3:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Added note 2
	• Table 4-4:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Changed bits 24/8 to I2C5BIE in IEC1
	- Added note 2 references
	• Table 4-5:
	- Changed bits 24/8 to I2C5BIF in IFS1
	- Changed bits 24/8 to I2C5BIE in IEC1
	- Added note 2 references
	• Table 4-6:
	- Changed bit 24/8 to I2C5BIF in IFS1
	- Updated the bit value of bit 24/8 as I2C5BIE for the IEC1 register.
	- Added note 2 • Table 4-7:
	Changed bit 25/9 to I2C5SIF in IFS1Changed bit 24/8 as I2C5BIF in IFS1
	- Changed bit 24/6 as 12C5SIF in IFC1 - Changed bit 25/9 as 12C5SIE in IEC1
	- Changed bit 25/9 as 12C5SIE in IEC1 - Changed bit 24/8 as 12C5BIE in IEC1
	- Added note 2 references
	Added note 2 to Table 4-8
	• Updated the All Resets values for the following registers in Table 4-11:
	I2C3CON, I2C4CON, I2C5CON and I2C1CON.
	Updated the All Resets values for the I2C2CON register in Table 4-12

TABLE B-4: SECTION UPDATES (CONTINUED)

Section Name	Update Description
Section Name 4.0 "Memory Organization" (Continued)	
	 Changed register U4DTP2 to U1BDTP2 Changed register U4DTP3 to U1BDTP3 Table 4-45: Updated the All Resets values for the C1CON and C1VEC registers Changed bits 30/14 in C1CON to FRZ Changed bits 27/11 in C1CON to CANBUSY Changed bits 22/6-16/0 in C1VEC to ICODE<6:0> Changed bits 22/6-16/0 in C1TREC to RERRCNT<7:0> Changed bits 31/15-24/8 in C1TREC to TERRCNT<7:0> Table 4-46: Updated the All Resets values for the C2CON and C2VEC registers Changed bits 30/14 in C1CON to FRZ Changed bits 27/11 in C1CON to CANBUSY Changed bits 22/6-16/0 in C1VEC register to ICODE<6:0> Changed bits 22/6-16/0 in C1TREC register to RERRCNT<7:0> Changed bits 31/15-24/8 in C1TREC to TERRCNT<7:0>

TABLE B-4: SECTION UPDATES (CONTINUED)

Section Name	Update Description
7.0 "Interrupt Controller"	Updated the following Interrupt Sources in Table 7-1:
	 Changed IC2AM – I2C4 Master Event to: IC4M – I2C4 Master Event Changed IC3AM – I2C5 Master Event to: IC5M – I2C4 Master Event Changed U1E – UART1A Error to: U1E – UART1 Error Changed U4E – UART1B Error to: U4E – UART4 Error Changed U1RX – UART1A Receiver to: U1RX – UART1 Receiver Changed U4RX – UART1B Receiver to: U4RX – UART4 Receiver Changed U1TX – UART1A Transmitter to: U1TX – UART1 Transmitter Changed U4TX – UART1B Transmitter to: U4TX – UART4 Transmitter Changed U6E – UART2B Error to: U6E – UART6 Error Changed U6TX – UART2B Transmitter to: U6TX – UART6 Transmitter Changed U5E – UART3B Error to: U5E – UART5 Error Changed U5RX – UART3B Receiver to: U5RX – UART5 Receiver
	- Changed U5TX – UART3B Transmitter to: U5TX – UART5 Transmitter
8.0 "Oscillator Configuration"	Updated Figure 8-1
16.0 "Output Compare"	Updated Figure 16-1
24.0 "Ethernet Controller"	Added a note on using the Ethernet controller pins (see note above Table 24-3)
26.0 "Comparator Voltage Reference (CVREF)"	Updated the note in Figure 26-1
28.0 "Special Features"	Updated the bit description for bit 10 in Register 28-2
	Added notes 1 and 2 to Register 28-4
31.0 "Electrical Characteristics"	Updated the Absolute Maximum Ratings:
	 Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V - 0.3V to +3.6V was updated Voltage on VBUs with respect to Vss - 0.3V to +5.5V was added
	Updated the maximum value of DC16 as 2.1 in Table 31-4
	Updated the Typical values for the following parameters: DC20b, DC20c, DC21c, DC22c and DC23c (see Table 31-5)
	Updated Table 31-11:
	Removed the following DC Characteristics: Programming temperature 0°C ≤TA ≤+70°C (25°C recommended)
	 Updated the Minimum value for the Parameter number D131 as 2.3 Removed the Conditions for the following Parameter numbers: D130, D131, D132, D135, D136 and D137
	Updated the condition for the parameter number D130a and D132a
	Updated the Minimum, Typical and Maximum values for parameter D305 in Table 31-13
	Added note 2 to Table 31-18
	Updated the Minimum and Maximum values for parameter F20b (see Table 31-19)
	Updated the following figures:
	 Figure 31-4 Figure 31-9 Figure 31-19
Amondia A. ((BB: westing form)	• Figure 31-20
Appendix A: "Migrating from PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX Devices"	Removed the A.3 Pin Assignments sub-section.

Revision G (May 2011)

The revision includes the following global update:

- All references to VDDCORE/VCAP have been changed to: VCORE/VCAP
- Added references to the new V-Temp temperature range: -40°C to +105°C

This revision also includes minor typographical and formatting changes throughout the data sheet text. Major updates are referenced by their respective section in the following table.

TABLE B-5: MAJOR SECTION UPDATES

Section Name	Update Description	
High-Performance, USB, CAN and Ethernet 32-bit Flash Microcontrollers	Removed the shading for all D- and D+ pins in all pin diagrams.	
1.0 "Device Overview"	Updated the VBus description in Table 1-1.	
2.0 "Guidelines for Getting Started with 32-bit Microcontrollers"	Added 2.11 "Referenced Sources".	
4.0 "Memory Organization"	Added Note 3 to the Interrupt Register Map tables (see Table 4-2 through Table 4-7.	
22.0 "10-bit Analog-to-Digital Converter (ADC)"	Updated the ADC Conversion Clock Period Block Diagram (see Figure 22-2).	
26.0 "Comparator Voltage Reference (CVREF)"	Updated the Comparator Voltage Reference Block Diagram (see Figure 26-1).	
28.0 "Special Features"	Removed the second paragraph from 28.3.1 "On-Chip Regulator and POR".	
31.0 "Electrical Characteristics"	Added the new V-Temp temperature range (-40°C to +105°C) to the heading of all specification tables.	
	Updated the Ambient temperature under bias, updated the Voltage on any 5V tolerant pin with respect to Vss when VDD < 2.3V, and added Voltage on VBUS with respect to Vss in Absolute Maximum Ratings.	
	Added the characteristic, DC5a to Operating MIPS vs. Voltage (see Table 31-1).	
	Updated or added the following parameters to the Operating Current (IDD) DC Characteristics: DC20, DC20b, DC23, and DC23b (see Table 31-5).	
	Added the following parameters to the Idle Current (IIDLE) DC Characteristics: DC30b, DC33b, DC34c, DC35c, and DC36c (see Table 31-6).	
	Added the following parameters to the Power-down Current (IPD) DC Characteristics: DC40g, DC40h, DC40i, and DC41g, (see Table 31-7).	
	Added parameter IM51 and Note 3 to the I2Cx Bus Data Timing Requirements (Master Mode) (see Table 31-32).	
	Updated the 10-bit ADC Conversion Rate Parameters (see Table 31-37).	
	Updated parameter AD57 (TSAMP) in the Analog-to-Digital Conversion Timing Requirements (see Table 31-38).	
32.0 "Packaging Information"	Updated the 64-Lead Plastic Quad Flat, No Lead Package (MR) – 9x9x0.9 mm Body [QFN] packing diagram.	
Product Identification System	Added the new V-Temp (V) temperature information.	

NOTES:

INDEX

A		D	
AC Characteristics	194	DC Characteristics	184
10-bit Conversion Rate Parameters	216	I/O Pin Input Specifications	189
ADC Specifications	214	I/O Pin Output Specifications	190
Analog-to-Digital Conversion Requirements		Idle Current (IDLE)	
EJTAG Timing Requirements		Operating Current (IDD)	
Ethernet		Power-Down Current (IPD)	
Internal FRC Accuracy	196	Program Memory	191
Internal RC Accuracy	197	Temperature and Voltage Specifications	
OTG Electrical Specifications		Development Support	
Parallel Master Port Read Requirements	221	Direct Memory Access (DMA) Controller	129
Parallel Master Port Write	222	- · · · · ·	
Parallel Master Port Write Requirements	222	E	
Parallel Slave Port Requirements	220	Electrical Characteristics	183
PLL Clock Timing	196	AC	194
Analog-to-Digital Converter (ADC)	153	Errata	29
Assembler		Ethernet Controller	157
MPASM Assembler	180	External Clock	
D		Timer1 Timing Requirements	200
В		Timer2, 3, 4, 5 Timing Requirements	201
Block Diagrams		Timing Requirements	195
ADC Module		F	
Comparator I/O Operating Modes	159	-	
Comparator Voltage Reference	161	Flash Program Memory	
Connections for On-Chip Voltage Regulator		RTSP Operation	117
Core and Peripheral Modules	31	I	
DMA	129	1000	
Ethernet Controller	157	I/O Ports	
I2C Circuit		Parallel I/O (PIO)	
Input Capture		Instruction Set	
Interrupt Controller		Inter-Integrated Circuit (I2C)	
JTAG Programming, Debugging and Trace Ports		Internal Voltage Reference Specifications	
MCU	49	Internet Address	
Output Compare Module	141	Interrupt Controller	
PIC32 CAN Module		IRG, Vector and Bit Location	122
PMP Pinout and Connections to External Device	s 149	M	
Prefetch Module		MCU	
Reset System			ΕO
RTCC		Architecture Overview Coprocessor 0 Registers	
SPI Module			
Timer1		Core Exception Types	
Timer2/3/4/5 (16-Bit)		EJTAG Debug Support Power Management	
Typical Multiplexed Port Structure		MCU Module	
UART		Memory Map	
WDT and Power-up Timer	173	· · ·	
Brown-out Reset (BOR)		Memory Maps56, 57, 5 Memory Organization	
and On-Chip Voltage Regulator	174	Layout	
С		Microchip Internet Web Site	
		Migration	255
C Compilers	400	PIC32MX3XX/4XX to PIC32MX5XX/6XX/7XX	230
MPLAB C18		MPLAB ASM30 Assembler, Linker, Librarian	
Clock Diagram	125		
Comparator	400	MPLAB Integrated Development Environment Software MPLAB RM3 Device Programmer	
Specifications		MPLAB PM3 Device Programmer	
Comparator Module		MPLAB REAL ICE In-Circuit Emulator System	
Comparator Voltage Reference (CVref		MPLINK Object Linker/MPLIB Object Librarian	100
Configuration Bit		0	
Controller Area Network (CAN)		Open-Drain Configuration	13/
CPU Module		Oscillator Configuration	
Customer Change Notification Service		Output Compare	
Customer Notification Service			141
Customer Support	253	Р	
		Packaging	225
			· · · · · ·

Details	227
Marking	
Parallel Master Port (PMP)	149
PIC32 Family USB Interface Diagram	
Pinout I/O Descriptions (table)	32
Power-on Reset (POR)	
and On-Chip Voltage Regulator	
Power-Saving Features	
CPU Halted Methods	
Operation	
with CPU Running	
Prefetch Cache	127
Program Flash Memory	400
Wait State Characteristics	192
R	
Reader Response	254
Real-Time Clock and Calendar (RTCC)	
Register Maps	
Registers	,
DDPCON (Debug Data Port Control)	176
DEVCFG0 (Device Configuration Word 0	
DEVCFG1 (Device Configuration Word 1	
DEVCFG2 (Device Configuration Word 2	
DEVCFG3 (Device Configuration Word 3	
DEVID (Device and Revision ID)	
Resets	
Revision History	240
S	
Serial Peripheral Interface (SPI)	
Software Simulator (MPLAB SIM)	
Special Features	165
T	
Timer1 Module	135
Timer2/3, Timer4/5 Modules	137
Timing Diagrams	
10-bit Analog-to-Digital Conversion (ASAM =	0 SS-
RC<2:0> = 000)	
10-bit Analog-to-Digital Conversion (CHPS<1:0>	
ASAM = 1, SSRC<2:0> = 111, SAMC<	
00001)	
CAN I/O	
EJTAG	
External Clask	104

I/O Characteristics	197
I2Cx Bus Data (Master Mode)	208
I2Cx Bus Data (Slave Mode)	210
I2Cx Bus Start/Stop Bits (Master Mode)	208
I2Cx Bus Start/Stop Bits (Slave Mode)	
Input Capture (CAPx)	201
OCx/PWM	
Output Compare (OCx)	202
Parallel Master Port Read	221
Parallel Master Port Write	222
Parallel Slave Port	
SPIx Master Mode (CKE = 0)	203
SPIx Master Mode (CKE = 1)	204
SPIx Slave Mode (CKE = 0)	205
SPIx Slave Mode (CKE = 1)	206
Timer1, 2, 3, 4, 5 External Clock	200
UART Reception	
UART Transmission (8-bit or 9-bit Data)	148
Timing Requirements	
CLKO and I/O	197
Timing Specifications	
CAN I/O Requirements	212
I2Cx Bus Data Requirements (Master Mode)	209
I2Cx Bus Data Requirements (Slave Mode)	211
Input Capture Requirements	
Output Compare Requirements	
Simple OCx/PWM Mode Requirements	
SPIx Master Mode (CKE = 0) Requirements	
SPIx Master Mode (CKE = 1) Requirements	
SPIx Slave Mode (CKE = 1) Requirements	
SPIx Slave Mode Requirements (CKE = 0)	
· · · · · · · · · · · · · · · · · · ·	
U	
UART	147
USB On-The-Go (OTG)	131
v	
•	4-74
VCAP/VCORE pin	
Voltage Reference Specifications	
Voltage Regulator (On-Chip)	1/4
W	
Watchdog Timer (WDT)	173
WWW Address	
MMMM On Line Support	

THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com. Under "Support", click on "Customer Change Notification" and follow the registration instructions.

CUSTOMER SUPPORT

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- · Local Sales Office
- Field Application Engineer (FAE)
- · Technical Support
- · Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://microchip.com/support

READER RESPONSE


It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

TO: RE:	Technical Publications Manager Reader Response	Total Pages Sent		
From	·			
	Company			
	Address			
	City / State / ZIP / Country			
	Telephone: ()	FAX: (
Appli	cation (optional):			
Woul	d you like a reply?YN			
Devic	ce: PIC32MX5XX/6XX/7XX	Literature Number: DS61156G		
Ques	stions:			
1. V	Vhat are the best features of this document?			
_				
2. F	2. How does this document meet your hardware and software development needs?			
-				
3.	3. Do you find the organization of this document easy to follow? If not, why?			
_				
4. V	4. What additions to the document do you think would enhance the structure and subject?			
-				
5. V	What deletions from the document could be made without affecting the overall usefulness?			
_				
6. Is	Is there any incorrect or misleading information (what and where)?			
-				
7. H	How would you improve this document?			
_				

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.



ES = Engineering Sample



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd.

Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA

Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN Tel: 317-773-8323

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Fax: 317-773-5453

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou Tel: 86-571-2819-3180 Fax: 86-571-2819-3189

China - Hong Kong SAR Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels
Tel: 43-7242-2244-39
Fax: 43-7242-2244-393

Denmark - Copenhagen Tel: 45-4450-2828

Fax: 45-4485-2829
France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

UK - Wokingham Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/02/11