Communities Blogs Groups Knowledge Base

Search...

SEARCH

♠ (/S/) FORUMS (/S/TOPICCATALOG) MY ACTIVITY V GET SUPPORT (/S/CONTACTSUPPORT) ABOUT OUR COMMUNITY V ADVANCED SEARCH V

VIVADO (/S/TOPIC/0T02E000000YKXIWAO/... (/S/TOPIC/0T02E000000YKXVWA...

> IMPLEMENTATION



splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London)) asked a question. 18h ago (/s/question/0D5KZ00000uqhzD0AQ/vivado-incorrectly-optimizes-away-an-alwayshigh-signal-during-optdesign)

Vivado incorrectly optimizes away an always-high signal during opt_design

When implementing the following design 'bug.v' this part of the design:

```
1 LUT1 #(.INIT(2'h3)) _103_ (.IO(_03_), .O(_04_));
2 LUT1 #(.INIT(2'h1)) _143_ (.IO(_04_), .O(_05_));
```

Should always ensure that _04_ is always 1'b1 and _05_ is always 1'b0. However after running opt_design both _04_ and _05_ are replaced with 1'b0 on the CFGLUT5 primitive.

This results in the wrong value on the I0 pin of CFGLUT5 giving the wrong values on the O5 and O6 pins.

This violates functional equivalence.

The bug is triggered with the following files:

Vivado version: 2024 2 Device: xc7a35ticsg324-1L



IMPLEMENTATION (/S/TOPIC/0TO2E000000YKXVWAO/)

9 answers 131 views

i Liked Answer Share

Top Rated Answers

hemangd (/s/profile/0052E00000N2nMvQAJ) (AMD) 8 hours ago

Hi @splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London)) I found functional equivalence difference in between post link and post opt netlist and hence filed a change request with the factory to look into it.

Selected as Best Liked Remove as Best 3 likes

All Answers

drjohnsmith (/s/profile/0052E00000N2no4QAB) (Member) 18 hours ago

You say functional equivilance

But you are loo,ing deep inside the fpga,

The tool are alowed to, if not encouraged to, optimise the design base, provided the function of the entirety is the same,

The tools are very clever,

When you run the test bench of the complete codename are the resukts the same?

you can not look at code before and after synthesis and expect every gate to be identical,

Like Reply Select as Best

splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London))

Hi @drjohnsmith (/s/profile/0052E00000N2no4QAB) (Member),

You're absolutely right that tools can optimize internals freely as long as functional equivalence is preserved. The issue here is that the optimization in opt design changes behaviour, not just structure.

In this case, _04_ was supposed to be a constant 1'b1, but was optimized to 1'b0, which then propagates incorrect values into a CFGLUT5. This isn't a minor gate change, it causes observable incorrect outputs.

We confirmed this by running post-synthesis vs. post-implementation simulations: the results differ. So this isn't just looking "too deep", it's a real functional mismatch.

Best,

splogdes

Like Reply Select as Best 1 like



drjohnsmith (/s/profile/0052E00000N2no4QAB) (Member) 6 hours ago

That's real scary!

Sorry I'm on phone, so can't look at your text files to easily

Is this a standalone bit of code, that one can test bench, and show the function after synthesis is different?

 $My worry \ is \ l've \ been \ down \ this \ route \ before \ of \ "finding \ a \ bug" \ deep \ inside \ some \ function \ , in \ the \ post \ synthesis \ output \ compared \ to \ the \ pre \ p \ and \ r \ .$

But the tools had been much cleverer than me and done some other changes in the code, that made the outputs all correct.

This is such a big thing if it's true, I've a few companies on tender hooked here.

Like Reply Select as Best



agertb (/s/profile/0054U00000Fh97iQAB) (AMD)

9 hours ago

Hi @splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London))

If you want to prevent the tool from optimizing a specific cell or signal in the design, you can apply the DONT_TOUCH (https://docs.amd.com/r/en-US/ug901-vivadosynthesis/DONT_TOUCH) attribute by setting it in the RTL code.

To verify, check the elaborated or synthesized design to see if the LUT is present. If the LUT exists and has a DONT_TOUCH attribute applied, the implementation process will preserve it without modification.

Thanks,

Agert

Like Reply Select as Best



drjohnsmith (/s/profile/0052E00000N2no4QAB) (Member)

@agertb (/s/profile/0054U00000Fh97iQAB) (AMD)

I think your missing the point (asplogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London)) is making, and that has us all very worried.

@splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London)) has made a few posts, with bits they say the tools are changing such that there code is no longer functioning the same as before synthesis.

Which is a BIG worry

Are you saying @agertb (/s/profile/0054U00000Fh97iQAB) (AMD) that to ensure the tools don't change the function of our code , we need to put don't touch on every part? Surely that would stop the tools optimising the code , which we all assume and want .

Either this is a real bug, and the tools are proven to have changed the function of the foga, or the tools can be trusted and the examples @splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London)) shows are sub circuits that in the full function of the foga make no difference .

Which is it?

Like Reply Select as Best

EdMoore (/s/profile/0054U00000EGWRMQA5) (Member) Edited 7h ago

Does an init value of 2'h1 on an LUT1 really give you a constant output of 0?

2'h1 would give you an inverter.

2'h0 would give you a constant 0.

Like Reply Select as Best 1 like

splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London))

Hi @EdMoore (/s/profile/0054U00000EGWRMQA5) (Member)

To clarify: the LUT init for _103_ is 2'h3, which always outputs 1'b1 regardless of input, it's a constant driver. This output connects to a second LUT (_143_) with 2'h1, which implements an inverter. So _04_ is always 1'b1, and _05_ is always 1'b0. Both _04_ and _05_ are then connected to the .l0 and .l1 ports respectively, of the CFGLUT5. After opt_design both these inputs are replaced by 1'b0, meaning input .10 has been optimized incorrectly. This violates functional correctness. The logic driven by the CFGLUT5 changes as a result.

Best, splogdes

Like Reply Select as Best



hemangd (/s/profile/0052E00000N2nMvQAJ) (AMD)

8 hours ago

Hi @splogdes (/s/profile/005KZ000000duhKYAQ) (Imperial College London (London)) I found functional equivalence difference in between post link and post opt netlist and hence filed a change request with the factory to look into it.

Selected as Best Liked Reply Remove as Best 3 likes

drjohnsmith (/s/profile/0052E00000N2no4QAB) (Member)

@hemangd (/s/profile/0052E00000N2nMvQAJ) (AMD)

How can it not be a major error in the tools if we can not trust them not to change functionality?

Like Reply Select as Best



Write an answer...

Topics

IP AND TRANSCEIVERS

- ETHERNET (https://support.xilinx.com/s/topic/0T02E000000YKXrWAO/ethernet)
- · VIDEO (https://support.xilinx.com/s/topic/0T02E000000YKY8WAO/video)
- DSP IP & VITIS MODEL COMPOSER (https://support.xilinx.com/s/topic/0T02E000000YKXoWAO/dsp-ip-tools)
- PCIE (https://support.xilinx.com/s/topic/0T02E000000YKXYWA4/pcie)
- MEMORY INTERFACES AND NOC (https://support.xilinx.com/s/topic/0T02E000000YKXyWA0/memory-interfaces-and-noc)
- SERIAL TRANSCEIVER (https://support.xilinx.com/s/topic/0T02E000000YKY3WA0/serial-transceiver)
- RF & DFE (https://support.xilinx.com/s/topic/0T02E000000YKY2WAO/rf-dfe)
- OTHER INTERFACE & WIRELESS IP (https://support.xilinx.com/s/topic/0T02E000000YKXzWAO/other-interface-wireless-ip)
- PROGRAMMABLE LOGIC, I/O & BOOT/CONFIGURATION
 - POWER & POWER TOOLS (https://support.xilinx.com/s/topic/0TO2E000000YKY0WAO/power-power-tools)
 - PROGRAMMABLE LOGIC, I/O AND PACKAGING (https://support.xilinx.com/s/topic/0TO2E000000YKY1WAO/programmable-logic-io-and-packaging).
 - · BOOT AND CONFIGURATION (https://support.xilinx.com/s/topic/0T02E000000YKXWWA4/boot-and-configuration)

VIVADO

- · INSTALLATION AND LICENSING (https://support.xilinx.com/s/topic/0T02E000000YKXwWAO/installation-and-licensing)
- DESIGN ENTRY & VIVADO-IP FLOWS (https://support.xilinx.com/s/topic/0TO2E000000YKXpWAO/design-entry-vivadoip-flows)
- $\bullet \underline{SIMULATION\ \&\ VERIFICATION\ (https://support.xilinx.com/s/topic/0TO2E000000YKY4WAO/simulation-verification)}$
- SYNTHESIS (https://support.xilinx.com/s/topic/0T02E000000YKY5WAO/synthesis)
- IMPLEMENTATION (https://support.xilinx.com/s/topic/0T02E000000YKXvWA0/implementation)
- TIMING AND CONSTRAINTS (https://support.xilinx.com/s/topic/0T02E000000YKY7WAO/timing-and-constraints)
- · VIVADO DEBUG TOOLS (https://support.xilinx.com/s/topic/0T02E000000YKYCWA4/vivado-debug-tools)
- ADVANCED FLOWS (HIERARCHICAL DESIGN ETC.) (https://support.xilinx.com/s/topic/0T02E000000YKXkWAO/advanced-flows-hierarchical-design-etc)

VITIS

- $\cdot \underline{\textit{VITIS EMBEDDED DEVELOPMENT \& SDK (https://support.xillinx.com/s/topic/0T02E000000YKYBWA4/vitis-embedded-development-sdk)}}$
- · AI ENGINE ARCHITECTURE & TOOLS (https://support.xilinx.com/s/topic/0TO2E000000YKXjWAO/ai-engine-architecture-tools)
- · VITIS AI & AI (https://support.xilinx.com/s/topic/0T02E000000YKY9WAO/vitis-ai-ai)
- VITIS ACCELERATION & ACCELERATION (https://support.xilinx.com/s/topic/0T02E000000YKYAWA4/vitis-acceleration-acceleration)
- HLS (https://support.xilinx.com/s/topic/0T02E000000YKXtWAO/hls)
- PRODUCTION CARDS AND EVALUATION BOARDS
 - · ALVEO™ ACCELERATOR CARDS (https://support.xilinx.com/s/topic/0T02E000000YKXIWAO/alveo-accelerator-cards)
 - EVALUATION BOARDS (https://support.xilinx.com/s/topic/0T02E000000YKYEWA4/xilinx-evaluation-boards)
 - · KRIA SOMS (https://support.xilinx.com/s/topic/0T02E000000YKXxWAO/kria-soms)
- · EMBEDDED SYSTEMS
 - EMBEDDED LINUX (https://support.xilinx.com/s/topic/0T02E000000YKXXWA4/embedded-linux)
 - PROCESSOR SYSTEM DESIGN AND AXI (https://support.xilinx.com/s/topic/0T02E000000YKXZWA4/processor-system-design-and-axi).
- · ISE & FDK TOOLS
 - ISE & EDK TOOL (https://support.xilinx.com/s/topic/0T02E000000YKXuWAO/ise-edk-tool)
- · ABOUT OUR COMMUNITY
 - · ANNOUNCEMENTS (https://support.xilinx.com/s/topic/0T02E000000YKXmWAO/announcements)
 - $\bullet \ \underline{\text{WELCOME AND JOIN} \ (\underline{\text{https://support.xillinx.com/s/topic/0T02E000000YKYDWA4/welcome-and-join)}} \\$
 - $\bullet \ \underline{\text{GENERAL DISCUSSION (https://support.xillinx.com/s/topic/0T02E000000YKXsWAO/general-discussion)}}$
 - DEVELOPER PROGRAM FORUM (https://support.xilinx.com/s/topic/0T02E000000YKXqWAO/developer-program-forum)
 CUSTOMER TRAINING FORUM (https://support.xilinx.com/s/topic/0T02E000000YKXnWAO/customer-training-forum)
- 赛灵思中文社区论坛
 - 自适应 SoC , FPGA架构和板卡 (https://support.xilinx.com/s/topic/0T02E000000YOAaWAO/acapfgga%E6%9E%B6%E6%9E%84%E5%92%8C%E6%9D%BF%E5%8D%A1)
 - IP应用 (https://support.xilinx.com/s/topic/0TO2E000000YOAWWA4/ip%E5%BA%94%E7%94%A8)
 - ・<u>开发工具 (https://support.xilinx.com/s/topic/0T02E000000YOAfWAO/%E5%BC%80%E5%8F%91%E5%B7%A5%E5%85%B7)</u>

 - VITIS AI, 机器学习和 VITIS ACCELERATION (https://support.xilinx.com/s/topic/0TO2E000000YOAkWAO/vitis-ai-%E6%9C%BA%E5%99%A8%E5%AD%A6%E4%B9%A0%E5%92%8 vitis-acceleration)
 - 综合讨论和文档翻译

Don't see what you're looking for?

ASK A QUESTION
GET SUPPORT

<u>Community Feedback Survey (https://adaptivesupport.amd.com/survey/runtimeApp.app?</u>
<u>invitationId=0Ki4U000000Pa0M&surveyName=community_feedback_survey_english&UUID=6e2befb5-f0a8-4ca5-84f4-e91fbd56039c)</u>

(https://www.amd.com/en)
Adaptive SoC & FPGA Support

(http://www.facebook.com/amd)

(https://www.instagram.com/amd)

(https://www.linkedin.com/company/amd)

(https://www.twitch.tv/amd) (https://twitter.com/amd)

(https://www.youtube.com/user/amd?sub_confirmation=1)

(https://www.amd.com/en/preferences.html)

Terms and Conditions | Privacy. | Trademarks | Supply Chain Transparency. | Fair and Open Competition | UK Tax Strategy. | Cookie Policy. | Cookie Settings/Do Not Sell or Share My Personal Information

© 2025 Advanced Micro Devices, Inc