

SYLLABUS :-

Transistor-level Circuit Design using Cadence Design Flow1. Circuit design (paper-pencil design w/o cadence)2. Schematic capture and simulation3. Circuit layout and layout vs. schematic check4. Parameter extraction from layout and post-layout simulation

Design experiments:

- o Familiarization with Cadence schematic-to-layout flow using inverter design
- o A cascode amplifier design
- o A differential amplifier design
- o A current source design
- o An operational transconductance amplifier design

Logic-level Circuit Design using Xilinx FPGA Design Flow1. Architectural level design (paper-pencil design w/o Xilinx)2. HDL coding of the design and logic simulation3. Synthesis and post-synthesis logic simulation4. Implementation (placement and routing)5. Downloading to FPGA and verification of design

Design experiments:

- o Familiarization with Xilinx HDL-to-implementation flow using ripple-carry adder design
- o Carry Look Ahead adder
- o Arithmetic Multiplier
- o Carry Bypass adder
- o Barrel shifter
- o Logarithmic shifter
- o Sequence detector
- o Left/right shifter
- o Synchronous up/down counter
- o Linear feedback shift register