## **EE 212 (Electronic Devices Lab)**

# **Experiment-4**


# NMOS Common Source Amplifier Characteristics

### Group Info:

- 1. Manvi Baghel (200020025)
- 2. Shashi Prabha (2000200)

### **NGSPICE Code:**

#### Question 2,3



\*ques. 2 :- NMOS CHARCTERISTICS vdd 3 0 dc 5v vd 3 2 dc 0v vgs 1 0 dc 5v

m1 2 1 0 0 MN4007

\* N4007 (NMOS on CD4007 CMOS integrated circuit)

.model MN4007 NMOS (Kp=500u Vto=1.5 Lambda=0.01 Gamma=0.6 + Xj=0 Tox=1200n Phi=.6 Rs=0 Rd=0 Cbd=2.0p Cbs=2.0p Pb=.8 Cgso=0.1p Cgdo=0.1p Is=16.64p N=1)

.dc vdd 0.1 5 0.2 vgs 0 5 0.2


\* Control Statements

.control

set color0=white set color1=black set xbrushwidth=2

plot i(vd)

.endc .end



## **Question 4**

Vgs(V)	Rds(k-ohm)
1.1	750
1.2	1163
1.4	1774

1.6	1887
1.7	2341

Vgs(V)	r0(M-ohm)
1.1	7.2
1.2	11.3
1.4	17.3
1.6	18.3
1.7	24.5

#### **Question 5**

\*ques5:- estimation of threshold voltage vdd 3 0 dc 5v vd 3 2 dc 0v vgs 1 0 dc 5v

m1 2 1 0 0 MN4007

\* N4007 (NMOS on CD4007 CMOS integrated circuit)

.model MN4007 NMOS (Kp=500u Vto=1.5 Lambda=0.01 Gamma=0.6 + Xj=0 Tox=1200n Phi=.6 Rs=0 Rd=0 Cbd=2.0p Cbs=2.0p Pb=.8 Cgso=0.1p Cgdo=0.1p Is=16.64p N=1)

.dc vgs 0 5 0.2 \*.dc vdd 0.1 5 0.2

.control


set color0=white set color1=black

set xbrushwidth=2

plot i(vd)


.endc

.end



Threshold voltage = 1.7

### Question 6,7



```
Circuit: ques6:- nmos common source amplifier

Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

No. of Data Rows : 1
Doing analysis at TEMP = 27.000000 and TNOM = 27.000000

i(vd) = 5.977808e-04
v(3) = 7.608877e+00
v(4) = 2.990654e+00
i(vd1) = 9.345794e-04
ngspice 3 ->
```

Vdd 1 0 10 vd 1 2 0 rd 2 3 4k vd1 1 5 0 r1 5 4 7.5k r2 4 0 3.2k M1 3 4 0 0 MN4007

.model MN4007 NMOS(Kp=500u Vto=1.5 Lambda=0.01 Gamma=0.6 Tox=1200n Phi=.6 Rs=0 Rd=0 Cbd=2.0p Cbs=2.0p Pb=.8 Cgso=0.1p Cgdo=0.1p Is=16.64p)


\* Control Statements .control op run

set color0=white set color1=black set xbrushwidth=2

print i(vd) v(3) v(4) i(vd1)

.endc .end


#### **Question 8**



#### **Question 9**

Q9

```
Vdd 1 0 10
vd 1 2 0
vd1 1 5 0
vin 7 0 sin (0 100m 1k 0 0 0)
rg 6 7 1k
c1 4 6 2.2u
r1 5 4 7.5k
r2 4 0 3.2k
rd 2 3 4k
c2 3 8 2.2u
rl 8 0 100k
M1 3 4 0 0 MN4007
.model MN4007 NMOS(Kp=500u Vto=1.5 Lambda=0.01 Gamma=0.6 Tox=1200n Phi=.6 Rs=0
Rd=0 Cbd=2.0p Cbs=2.0p Pb=.8 Cgso=0.1p Cgdo=0.1p Is=16.64p)
.tran 0.01ms 10ms 0.1ms
.control
ор
run
set color0=black
set color1=white
set xbrushwidth=2
*print i(vd) v(3) v(4) i(vd1)
plot v(7) v(8)
.endc
.end
```



#### **Question 10**

Q10

.model MN4007 NMOS(Kp=500u Vto=1.5 Lambda=0.01 Gamma=0.6 Tox=1200n Phi=.6 Rs=0 Rd=0 Cbd=2.0p Cbs=2.0p Pb=.8 Cgso=0.1p Cgdo=0.1p Is=16.64p)

Vin 5 0 dc 0 ac 1 Rg 5 6 1k

C1 6 1 2.2u

R2 0 1 3.21k

R1 1 2 7.5K

Vdd 2 0 10V

 $Vd\ 2\ 3\ 0$ 

Rd 3 4 4k

M1 4 1 0 0 MN4007

C2 4 7 2.2u

RI 7 0 100k

.ac dec 10 10 100000k

.control


run

\*tran 1u 5m


\*plot v(7),v(5) plot vdb(7) xlog

.endc

.end




## **Hardware**




Input(V)	Output(V)	Frequenc y(Hz)	Gain
0.2	0.11	10	0.55
0.2	0.82	50	4.1
0.2	1.03	100	5.15
0.2	1.11	500	5.55
0.2	1.11	1k	5.55
0.2	1.19	5k	5.95
0.2	1.19	10k	5.95
0.2	1.15	25k	5.75
0.2	1.14	50k	5.7
0.2	1.08	100k	5.4
0.2	1.01	250k	5.05
0.2	0.8	500k	4
0.2	0.58	750k	2.9
0.2	0.51	1M	2.55
0.2	0.47	1.25M	2.35
0.2	0.33	1.5M	1.65








Frequency(Hz)





### **Discussion**

## Manvi Baghel:

We learnt how to use the oscilloscope more efficiently. We wrote netlist of nmos for the first time. We also got a hand on designing common source amplifier. Also, finding the appropriate values of resistance and capacitors boosted our thinking capacity.

### Shashi Prabha:

In this experiment we got to learn about how NMOS logic work and we saw it's proper biasing on the performance of NMOS Common Source amplifier and plotted it's ID vs VDS characteristics by varying voltage VGS. We also plotted frequency responses of the amplifier for different values of frequency.