











bq24040, bq24041, bq24045

SLUS941F - SEPTEMBER 2009 - REVISED MARCH 2015

bq2404x 1A, Single-Input, Single Cell Li-Ion and Li-Pol Battery Charger With Auto Start

Features

Charging

- 1% Charge Voltage Accuracy
- 10% Charge Current Accuracy
- Pin Selectable USB 100mA and 500mA Maximum Input Current Limit
- Programmable Termination and Precharge Threshold, bg24040 and bg24045
- High voltage (4.35V) Chemistry Support with bq24045

Protection

- 30V Input Rating; with 6.6V or 7.1V Input Overvoltage Protection
- Input Voltage Dynamic Power Management
- 125°C Thermal Regulation; 150°C Thermal Shutdown Protection
- OUT Short-Circuit Protection and ISET short detection
- Operation over JEITA Range via Battery NTC - 1/2 Fast-Charge-Current at Cold, 4.06V at Hot, bg24040 and bg24045
- Fixed 10 Hour Safety Timer, bq24040 and bq24045

System

- Automatic Termination and Timer Disable Mode (TTDM) for Absent Battery Pack With Thermistor, bq24040 and bq24045
- Status Indication Charging/Done
- Available in Small 2x2mm² DFN-10 Package
- Integrated Auto Start Function for Production Line Testing, bq24041

Applications

- **Smart Phones**
- **PDAs**
- MP3 Players
- Low-Power Handheld Devices

3 Description

The bg2404x series of devices are highly integrated Li-Ion and Li-Pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters.

The bq2404x has a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

The battery is charged in three phases: conditioning, constant current and constant voltage. In all charge phases, an internal control loop monitors the IC junction temperature and reduces the charge current if an internal temperature threshold is exceeded.


The charger power stage and charge current sense functions are fully integrated. The charger function has high accuracy current and voltage regulation loops, charge status display, and charge termination. The pre-charge current and termination current threshold are programmed via an external resistor on the bq24040 and bq24045. The fast charge current value is also programmable via an external resistor.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
bq24040	WSON (10)	2.00 mm x 2.00 mm
bq24041	WSON (10)	2.00 mm x 2.00 mm
bq24045	WSON (10)	2.00 mm x 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic





Page



Ta	h	۵۱	Ωf	$C \cap$	nte	nte
10		ı	OI.	vu	IILE	IILO

1	Features 1		8.2 Functional Block Diagram	
2	Applications 1		8.3 Feature Description	13
3	Description 1		8.4 Device Functional Modes	16
4	Revision History2	9	Application and Implementation	2 ²
5	Device Comparison 4		9.1 Application Information	2
6	Pin Configuration and Functions 4		9.2 Typical Applications	2
7	Specifications	10	Power Supply Recommendations	29
'	7.1 Absolute Maximum Ratings	11	Layout	29
	7.2 ESD Ratings		11.1 Layout Guidelines	29
	7.3 Recommended Operating Conditions		11.2 Layout Example	29
	7.4 Thermal Information	12	Device and Documentation Support	30
	7.5 Electrical Characteristics		12.1 Documentation Support	30
	7.6 Timing Requirements9		12.2 Related Links	30
	7.7 Typical Operational Characteristics (Protection		12.3 Trademarks	30
	Circuits Waveforms)10		12.4 Electrostatic Discharge Caution	30
8	Detailed Description 11		12.5 Glossary	30
	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	30

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

CI	nanges from Revision E (February 2014) to Revision F	Page
•	Changed the <i>Device Information</i> table header information, and removed the package designation from the device number	············ •
•	Changed the Terminal Configuration and Functions To: Pin Configuration and Functions	4
•	The storage temperature range has been moved to the Absolute Maximum Ratings ⁽¹⁾	(
•	Changed the Handling Ratings table To: ESD Ratings and updated the guidelines	[
•	Added the package family to the column heading in the <i>Thermal Information</i> .	(
•	Added the NOTE to the Application and Implementation	2°

Changes from Revision D (March 2013) to Revision E - Added Handling Ratings table, Feature Description section, Device Functional Modes section, Application and

	Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation	
	Support section, and Mechanical, Packaging, and Orderable Information section	1
•	Changed the Dissipation Rating table to the <i>Thermal Information</i> .	6
•	Changed V _{O_HT(REG)} in the Electrical Characteristics table to include new values bq24045	7
•	Added the Timing Requirements table	9
•	Deleted the last sentence in the first paragraph of the TS (bq24040/5) section	18
•	Added the Application Performance Curves.	24




Changes from Revision C (February 2013) to Revision D	Page
Changed Feature From: Fixed 10 Hour Safety Timer To: Fixed 10 Hour Safety Timer, bq24040	and bq240451
Changed the OUT terminal DESCRIPTION	
 Changed R_{ISET} NOM value in the ROC table From: 49.9 kΩ To: 10.8 kΩ 	ξ
• Changed R _{ISET_SHORT} test conditions From: R _{ISET} : $600\Omega \rightarrow 250\Omega$ To: R _{ISET} : $540\Omega \rightarrow 250\Omega$	6
• Changed I _{OUT_CL} test conditions From: R _{ISET} : $600\Omega \rightarrow 250\Omega$ To: R _{ISET} : $540\Omega \rightarrow 250\Omega$	6
Deleted: Internally Set: bq24041 from the TERMINATION section	7
 Added bq24040 and bq24045 only to the BATTERY CHARGING TIMERS AND FAULT TIMERS 	S section
 Changed text in the ISET section From: "maximum current between 1.1A and 1.35A" To: "maxi between 1.05A and 1.4A" 	
Changed the Timers section	
 Deleted: I_{OUT TERM} = 54mA from the Typical Application Circuit: bq24041, with ASI and ASO cor 	
Changes from Revision B (June 2012) to Revision C Added device bg24045	Page
Added additional K _{ISET} information to the Electrical Characteristics table	
Added graph - Load Regulation	
Added graph - Line Regulation	
Changes from Revision A (September 2009) to Revision B	Page
Changed all occurrences of Li-lon To: Li-lon and Li-Pol	1
Changes from Original (August 2009) to Revision A	Page
Changed the status of the devices From: Product Preview To: Production Data	,




5 Device Comparison

PART#	V _{O(REG)}	V _{OVP}	PreTerm	ASI/ASO	TS/BAT_EN	PG	PACKAGE
bq24040	4.20 V	6.6 V	Yes	No	TS (JEITA)	Yes	10 terminal 2 × 2mm ² DFN
bq24041	4.20 V	7.1 V	No	Yes	BAT_EN Terminaton Disabled	Yes	10 terminal 2 × 2mm ² DFN
bq24045	4.35V	6.6V	Yes	No	TS (JEITA)	Yes	10 terminal 2 × 2mm ² DFN

6 Pin Configuration and Functions





Pin Functions

NAME	bq24040 bq24045	bq24041	1/0	DESCRIPTION	
IN	1	1	I	Input power, connected to external DC supply (AC adapter or USB port). Expected range of bypass capacitors $1\mu F$ to $10\mu F$, connect from IN to V_{SS} .	
OUT	10	10	0	Battery Connection. System Load may be connected. Expected range of bypass capacitors $1\mu F$ to $10\mu F$.	
PRE-TERM	4	_	ı	Programs the Current Termination Threshold (5 to 50% of lout which is set by ISET) and Sets the Pre- Charge Current to twice the Termination Current Level.	
				Expected range of programming resistor is 1k to 10kΩ (2k: lpgm/10 for term; lpgm/5 for precharge)	
ISET	2	2	I	Programs the Fast-charge current setting. External resistor from ISET to VSS defines fast charge current value. Range is 10.8k (50mA) to 540Ω (1000mA).	
ISET2	7	7	I	Programming the Input/Output Current Limit for the USB or Adaptor source: bq24040/5 => High = 500mAmax, Low = ISET, FLOAT = 100mAmax. bq24041 => High = 410mAmax, Low = ISET, FLOAT = 100mAmax.	
TS	9(1)	-	ı	Temperature sense terminal connected to bq24040/5 -10k at 25°C NTC thermistor, in the battery pace Floating T terminal or pulling High puts part in TTDM "Charger" Mode and disable TS monitoring, Timers and Termination. Pulling terminal Low disables the IC. If NTC sensing is not needed, connect this terminal to VSS through an external 10 kΩ resistor. A 250kΩ from TS to ground will prevent IC entering TTDM mode when battery with thermistor is removed.	
BAT_EN	-	9	I	Charge Enable Input (active low)	
VSS	3	3	-	Ground terminal	
CHG	8	8	0	Low (FET on) indicates charging and Open Drain (FET off) indicates no Charging or Charge complete.	
PG	5	5	0	Low (FET on) indicates the input voltage is above UVLO and the OUT (battery) voltage.	
ASI	-	4	I	Auto start External input. Internal $200k\Omega$ pull-down.	
ASO	_	6	0	Auto Start Logic Output	
NC	6	-	NA	Do not make a connection to this terminal (for internal use) – Do not route through this terminal	
Thermal PAD and Package	Pad 2x2mm ²	Pad 2x2mm ²	-	There is an internal electrical connection between the exposed thermal pad and the VSS terminal of the device. The thermal pad must be connected to the same potential as the VSS terminal on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS terminal must be connected to ground at all times	

(1) Spins have different terminal definitions



7 Specifications

7.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
		IN (with respect to VSS)	-0.3	30	V
	Input Voltage	OUT (with respect to VSS)	-0.3	7	V
	input voltage	PRE-TERM, ISET, ISET2, TS, CHG, PG, ASI, ASO (with respect to VSS)	-0.3	7	V
	Input Current	IN		1.25	Α
	Output Current (Continuous)	OUT		1.25	А
	Output Sink Current	CHG		15	mA
T _J	Junction temperature		-40	150	°C
T _{STG}	Storage temperature		-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. All voltage values are with respect to the network ground terminal unless otherwise noted.

7.2 ESD Ratings

			VALUE	UNIT
V	Floatrootatio discharge (1)	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (2)	±3000	\/
V _(ESD)	Electrostatic discharge (1)	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽³⁾	±1500	V

The test was performed on IC terminals that may potentially be exposed to the customer at the product level. The bq2404x IC requires a minimum of the listed capacitance, external to the IC, to pass the ESD test. The D+ D- lines require clamp diodes such as CM1213A-02SR from CMD to protect the IC for this testing.

(2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions⁽¹⁾

	· · · · · · · · · · · · · · · · · · ·	MIN	NOM	UNIT
1/	IN voltage range	3.5	28	V
V_{IN}	IN operating voltage range, Restricted by V _{DPM} and V _{OVP}	4.45	6.45	V
I _{IN}	Input current, IN terminal		1	Α
I _{OUT}	Current, OUT terminal		1	Α
TJ	Junction temperature	0	125	°C
R _{PRE-TERM}	Programs precharge and termination current thresholds	1	10	kΩ
R _{ISET}	Fast-charge current programming resistor	0.540	10.8	kΩ
R _{TS}	10k NTC thermistor range without entering BAT_EN or TTDM	1.66	258	kΩ

(1) Operation with V_{IN} less than 4.5V or in drop-out may result in reduced performance.

⁽³⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



7.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	DSQ (WSON)	UNIT
	I HERMAL METRIC	10 PINS	UNIT
θ_{JA}	Junction-to-ambient thermal resistance	63.5	
θ_{JCtop}	Junction-to-case (top) thermal resistance	79.5	
θ_{JB}	Junction-to-board thermal resistance	33.9	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.8	*C/VV
ΨЈВ	Junction-to-board characterization parameter	34.3	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	7.5	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

7.5 Electrical Characteristics

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
UVLO	Undervoltage lock-out Exit	V_{IN} : 0V \rightarrow 4V Update based on sim/char	3.15	3.3	3.45	V
V _{HYS_UVLO}	Hysteresis on V _{UVLO_RISE} falling	V _{IN} : 4V→0V, V _{UVLO_FALL} = V _{UVLO_RISE} -V _{HYS-UVLO}	175	227	280	mV
V _{IN-DT}	Input power good detection threshold is $V_{OUT} + V_{IN-DT}$	(Input power good if $V_{IN} > V_{OUT} + V_{IN\text{-DT}}$); $V_{OUT} = 3.6V$, V_{IN} : $3.5V \rightarrow 4V$	30	80	145	mV
V _{HYS-INDT}	Hysteresis on V _{IN-DT} falling	$V_{OUT} = 3.6V, V_{IN}: 4V \rightarrow 3.5V$		31		mV
	land or an explanation than held	V _{IN} : 5V → 12V (bq24040, bq24045)	6.5	6.65	6.8	· V
V _{OVP}	Input over-voltage protection threshold	V _{IN} : 5V → 12V (bq24041)	6.9	7.1	7.3	V
V _{HYS-OVP}	Hysteresis on OVP	V_{IN} : 11V \rightarrow 5V		95		mV
V	USB/Adaptor low input voltage protection.	Feature active in USB mode; Limit Input Source Current to 50mA; V_{OUT} = 3.5V; R_{ISET} = 825 Ω	4.34	4.4	4.46	V
V _{IN-DPM} Restricts lout at V _{IN-DPM}		Feature active in Adaptor mode; Limit Input Source Current to 50mA; V _{OUT} = 3.5V; R _{ISET} = 825	4.24	4.3	4.46	V
	USB input I-Limit 100mA	ISET2 = Float; R _{ISET} = 825Ω	85	92	100	
I _{IN-USB-CL}	USB input I-Limit 500mA, bq24040, bq24045	ISET2 = High; R_{ISET} = 825 Ω	430	430 462		mA
	USB input I-Limit 380mA, bq24041	ISET2 = High; R_{ISET} = 825 Ω	350	386	420	
ISET SHORT (CIRCUIT TEST					
R _{ISET_SHORT}	Highest Resistor value considered a fault (short). Monitored for lout>90mA	$R_{ISET}{:}~540\Omega \rightarrow 250\Omega,$ lout latches off. Cycle power to Reset.	280		500	Ω
I _{OUT_CL}	Maximum OUT current limit Regulation (Clamp)	$V_{\text{IN}} = 5\text{V}, V_{\text{OUT}} = 3.6\text{V}, V_{\text{ISET2}} = \text{Low}, R_{\text{ISET}}: 540\Omega \rightarrow 250\Omega, I_{\text{OUT}}$ latches off after $t_{\text{DGL-SHORT}}$	1.05		1.4	А
BATTERY SHO	ORT PROTECTION					
V _{OUT(SC)}	OUT terminal short-circuit detection threshold/ precharge threshold	Vout:3V → 0.5V, no deglitch	0.75	0.8	0.85	V
V _{OUT(SC-HYS)}	OUT terminal Short hysteresis	Recovery ≥ V _{OUT(SC)} + V _{OUT(SC-HYS)} ; Rising, no Deglitch		77		mV
I _{OUT(SC)}	Source current to OUT terminal during short-circuit detection		10	15	20	mA
QUIESCENT C	URRENT	,				
I _{OUT(PDWN)}	Battery current into OUT terminal	V _{IN} = 0V			1	
I _{OUT(DONE)}	OUT terminal current, charging terminated	V _{IN} = 6V, V _{OUT} > V _{OUT(REG)}			6	μA
I _{IN(STDBY)}	Standby current into IN terminal	$TS = LO, V_{IN} \le 6V$			125	μA
I _{cc}	Active supply current, IN terminal	TS = open, V_{IN} = 6V, TTDM - no load on OUT terminal, $V_{OUT} > V_{OUT(REG)}$, IC enabled		0.8	1	mA

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated



Electrical Characteristics (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY CHA	RGER FAST-CHARGE					
		$V_{IN} = 5.5V$, $I_{OUT} = 25\text{mA}$, $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$, bq24040)	4.16	4.2	4.23	V
V OUT(REG)	Battery regulation voltage	$V_{IN} = 5.5V$, $I_{OUT} = 25\text{mA}$, $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$, bq24045)	4.30 4.35		4.40	V
V _{O_HT(REG)}	Battery hot regulation Voltage	$V_{IN} = 5.5V$, $I_{OUT} = 25\text{mA}$, $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$, bq24040)	4.02	4.06	4.1	V
		$V_{IN} = 5.5V$, $I_{OUT} = 25mA$, $(V_{TS-45^{\circ}C} \le V_{TS} \le V_{TS-0^{\circ}C}$, bq24045)	4.16	4.2	4.23	
I _{OUT(RANGE)}	Programmed Output "fast charge" current range	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$; $V_{IN} = 5V$, ISET2=Lo, $R_{ISET} = 540$ to 10.8k Ω	10		1000	mA
V _{DO(IN-OUT)}	Drop-Out, VIN – VOUT	Adjust VIN down until I_{OUT} = 0.5A, V_{OUT} = 4.15V, R_{ISET} = 540 , ISET2 = Lo (adaptor mode); $T_J \le 100^{\circ}C$		325	500	mV
I _{OUT}	Output "fast charge" formula	$V_{OUT(REG)} > V_{OUT} > V_{LOWV}$; $V_{IN} = 5V$, ISET2 = Lo		K _{ISET} /R _{ISET}		Α
		$R_{ISET} = K_{ISET} / I_{OUT}$; 50 < I_{OUT} < 1000 mA	510	540	570	
K _{ISET}	Fast charge current factor	$R_{ISET} = K_{ISET} / I_{OUT}$; 25 < I_{OUT} < 50 mA	480	527	600	ΑΩ
		$R_{ISET} = K_{ISET} / I_{OUT}$; 10 < I_{OUT} < 25 mA	350	520	680	
		$R_{ISET} = K_{ISET} / I_{OUT}$; 50 < I_{OUT} < 1000 mA	510	560	585	
K _{ISET}	Fast charge current factor (bq24045)	$R_{ISET} = K_{ISET} / I_{OUT}$; 25 < I_{OUT} < 50 mA	480	557	596	ΑΩ
		R _{ISET} = K _{ISET} /I _{OUT} ; 10 < I _{OUT} < 25 mA	350	555	680	
PRECHARGE -	SET BY PRETERM terminal: bq24040 / bq240	45; Internally Set: bq24041				
V _{LOWV}	Pre-charge to fast-charge transition threshold		2.4	2.5	2.6	V
I _{PRE-TERM}	See the Termination Section					
%PRECHG	Pre-charge current, default setting	$V_{OUT} < V_{LOWV}$; $R_{ISET} = 1080\Omega$; bq24040: $R_{PRE-TERM} = High$ Z ; bq24041: Internally Fixed	18	20	22	%I _{OUT-CC}
- TREGIO	Pre-charge current formula	$R_{PRE-TERM} = K_{PRE-CHG} (\Omega/\%) \times \%_{PRE-CHG} (\%)$	R	PRE-TERM/KPRE-CHG%		
		$\begin{aligned} &V_{OUT} < V_{LOWV}, V_{IN} = 5V, R_{PRE-TERM} = 2k \text{ to } 10k\Omega; R_{ISET} = \\ &1080\Omega, R_{PRE-TERM} = K_{PRE-CHG} \times \%l_{FAST-CHG}, \text{where } \%l_{FAST}. \\ &_{CHG} \text{ is } 20 \text{ to } 100\% \end{aligned}$	90	100	110	Ω/%
K _{PRE-CHG}	% Pre-charge Factor	$\begin{array}{l} V_{OUT} < V_{LOWV}, \ V_{IN} = 5V, \ R_{PRE-TERM} = 1k \ to \ 2k\Omega; \ R_{ISET} = \\ 1080\Omega, \ R_{PRE-TERM} = K_{PRE-CHG} \times \% I_{FAST-CHG}, \ where \ \% I_{FAST}. \\ _{CHG} \ is \ 10\% \ to \ 20\% \end{array}$	84	100	117	Ω/%
TERMINATION	- SET BY PRE-TERM terminal: bq24040 / bq24	4045				
%TERM	Termination Threshold Current, default setting	$V_{OUT} > V_{RCH}$; $R_{ISET} = 1k$; bq24040 / bq24045: $R_{PRE-TERM} = High Z$	9	10	11	%I _{OUT-CC}
701 LIXIVI	Termination Current Threshold Formula, bq24040 / bq24045	$R_{PRE-TERM} = K_{TERM} (\Omega/\%) \times \%TERM (\%)$		R _{PRE-TERM} / K _{TERM}		
K _{TERM}	% Term Factor	$\begin{split} V_{OUT} > V_{RCH}, V_{IN} = 5V, R_{PRE\text{-}TERM} = 2k \text{ to } 10k\Omega \; ; R_{ISET} = \\ 750\Omega \; K_{TERM} \times \%I_{FAST\text{-}CHG}, \text{where} \; \%I_{FAST\text{-}CHG} \text{ is } 10 \text{ to } 50\% \end{split}$	182	200	216	Ω/%
· · · · · · · · · · · · · · · · · · ·	,	$V_{OUT} > V_{RCH}$, $V_{IN} = 5V$, $R_{PRE-TERM} = 1k$ to $2k\Omega$; $R_{ISET} = 750\Omega$ $K_{TERM} \times$ %lset, where %lset is 5 to 10%	174	199	224	227,0
I _{PRE-TERM}	Current for programming the term. and prechg with resistor. I _{Term-Start} is the initial PRE- TERM curent.	$R_{PRE-TERM} = 2k, V_{OUT} = 4.15V$	71	75	81	μΑ
%TERM	Termination current formula			R _{TERM} / K _{TERM} %		
I _{Term-Start}	Elevated PRE-TERM current for, t _{Term-Start} , during start of charge to prevent recharge of full battery,		80	85	92	μA
RECHARGE OF	R REFRESH - bq24040 / bq24045	 				
.,	Recharge detection threshold – Normal Temp	V_{IN} = 5V, V_{TS} = 0.5V, V_{OUT} : 4.25V \rightarrow V_{RCH}	V _{O(REG)} -0.120	V _{O(REG)} -0.095	V _{O(REG)} -0.07 0	V
V _{RCH}	Recharge detection threshold – Hot Temp	$V_{IN} = 5V$, $V_{TS} = 0.2V$, V_{OUT} : $4.15V \rightarrow V_{RCH}$	V _{O_HT(REG)} -0.130	V _{O_HT(REG)} -0.105	V _{O_HT(REG)} -0.080	V
BATTERY DET	ECT ROUTINE - bq24040 / bq24045 (NOTE: In	Hot mode V _{O(REG)} becomes V _{O_HT(REG)})				
V _{REG-BD}	VOUT Reduced regulation during battery detect	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{O(REG)} - 0.450	V _{O(REG)} -0.400	V _{O(REG)} -350	V
I _{BD-SINK}	Sink current during V _{REG-BD}	, 10 , ,	7		10	mA
V _{BD-HI}	High battery detection threshold	V _{IN} = 5V, V _{TS} = 0.5V, Battery Absent	V _{O(REG)} - 0.150	V _{O(REG)} -0.100	V _{O(REG)} - 0.050	V
			V_{REG-BD}		V_{REG-BD}	



Electrical Characteristics (continued)

Over junction temperature range $0^{\circ}C \le T_{J} \le 125^{\circ}C$ and recommended supply voltage (unless otherwise noted)

C voi jurion	<u> </u>	123 C and recommended supply voltage				
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY-PAG	CK NTC MONITOR; TS Terminal: bq24040 / bq2	4045: 10k NTC				
I _{NTC-10k}	NTC bias current	$V_{TS} = 0.3V$	48	50	52	μΑ
I _{NTC-DIS-10k}	10k NTC bias current when Charging is disabled.	$V_{TS} = 0V$	27	30	34	μΑ
I _{NTC-FLDBK-10k}	INTC is reduced prior to entering TTDM to keep cold thermistor from entering TTDM	V _{TS} : Set to 1.525V	4	5	6.5	μΑ
$V_{\text{TTDM(TS)}}$	Termination and timer disable mode Threshold – Enter	V_{TS} : 0.5V \rightarrow 1.7V; Timer Held in Reset	1550	1600	1650	mV
V _{HYS-TTDM(TS)}	Hysteresis exiting TTDM	V _{TS} : 1.7V → 0.5V; Timer Enabled		100		mV
V _{CLAMP(TS)}	TS maximum voltage clamp	V _{TS} = Open (Float)	1800	1950	2000	mV
$V_{TS_I\text{-}FLDBK}$	TS voltage where INTC is reduce to keep thermistor from entering TTDM	INTC adjustment (90 to 10%; 45 to 6.6uS) takes place near this spec threshold. $V_{TS}\colon 1.425V \to 1.525V$		1475		mV
C _{TS}	Optional Capacitance – ESD			0.22		μF
V _{TS-0°C}	Low temperature CHG Pending	Low Temp Charging to Pending; V_{TS} : 1V \rightarrow 1.5V	1205	1230	1255	mV
V _{HYS-0°C}	Hysteresis at 0°C	Charge pending to low temp charging; V_{TS} : 1.5V \rightarrow 1V		86		mV
V _{TS-10°C}	Low temperature, half charge	Normal charging to low temp charging; V_{TS} : 0.5V \rightarrow 1V	765	790	815	mV
V _{HYS-10°C}	Hysteresis at 10°C	Low temp charging to normal CHG; V_{TS} : 1V \rightarrow 0.5V		35		mV
V _{TS-45°C}	High temperature at 4.1V	Normal charging to high temp CHG; V_{TS} : 0.5V \rightarrow 0.2V	263	278	293	mV
V _{HYS-45°C}	Hysteresis at 45°C	High temp charging to normal CHG; V_{TS} : 0.2V \rightarrow 0.5V		10.7		mV
V _{TS-60°C}	High temperature Disable	High temp charge to pending; V_{TS} : 0.2V \rightarrow 0.1V	170	178	186	mV
V _{HYS-60°C}	Hysteresis at 60°C	Charge pending to high temp CHG; V_{TS} : 0.1V \rightarrow 0.2V		11.5		mV
V _{TS-EN-10k}	Charge Enable Threshold, (10k NTC)	V_{TS} : $0V \rightarrow 0.175V$;	80	88	96	mV
V _{TS-DIS_HYS-10k}	HYS below V _{TS-EN-10k} to Disable, (10k NTC)	$V_{TS}: 0.125V \rightarrow 0V;$		12		mV
THERMAL REC	GULATION					
$T_{J(REG)}$	Temperature regulation limit			125		°C
T _{J(OFF)}	Thermal shutdown temperature			155		°C
T _{J(OFF-HYS)}	Thermal shutdown hysteresis			20		°C
BAT_EN , bq2	4041		<u> </u>			
I BAT_EN	Current Sourced out of terminal	V _{BAT_EN} < 1.4 V	2.3	5	9	μΑ
V _{IL}	Logic LOW enables charger		0		0.4	V
V _{IH}	Logic HIGH disables charger		1.1		6	V
V _{CLAMP}	Floating Clamp Voltage	Floating BAT_EN terminal	1.4	1.6	1.8	V
LOGIC LIVELS	ON ISET2		11			
V _{IL}	Logic LOW input voltage	Sink 8 μA			0.4	V
V _{IH}	Logic HIGH input voltage	Source 8 µA	1.4			V
I _{IL}	Sink current required for LO	V _{ISET2} = 0.4V	2		9	μA
I _{IH}	Source current required for HI	V _{ISET2} = 1.4V	1.1		8	μA
V _{FLT}	ISET2 Float Voltage		575	900	1225	mV
	ASI AND ASO TERMINALS, bq24041	1	<u>L</u>			
V _{ASIL}	Has 200k Internal Pull-down				0.4	V
V _{ASIH}			1.3			V
V _{ASOL}	Auto Start Output Sinks 1mA				0.4	V
V _{ASOH}	Auto Start Input Sources 1mA		V _{OUT} - 0.4			V
	S ON CHG AND PG	1	001			•
V _{OL}	Output LOW voltage	I _{SINK} = 5 mA			0.4	V
	Leakage current into IC	$V_{\overline{CHG}} = 5V, V_{\overline{PG}} = 5V$			1	μA
I _{LEAK}	253.ago ourroin into 10	· UNG - 0 v, vpg - 0 v			'	μΛ

Submit Documentation Feedback

Copyright © 2009–2015, Texas Instruments Incorporated




7.6 Timing Requirements

	ing Requirements		MIN	TYP	MAX	UNIT
INPUT						
t _{DGL(PG_PWR)}	Deglitch time on exiting sleep.	Time measured from V _{IN} : 0V \rightarrow 5V 1µs rise-time to \overline{PG} = low, V _{OUT} = 3.6V		45		μs
t _{DGL(PG_NO} - PWR)	Deglitch time on $V_{\text{HYS-INDT}}$ power down. Same as entering sleep.	Time measured from V _{IN} : 5V \rightarrow 3.2V 1µs fall-time to \overline{PG} = OC, V _{OUT} = 3.6V		29		ms
t _{DGL(OVP-SET)}	Input over-voltage blanking time	$V_{IN}: 5V \rightarrow 12V$		113		μs
DGL(OVP-REC)	Deglitch time exiting OVP	Time measured from V_{IN} : 12V \rightarrow 5V 1 μ s fall-time to \overline{PG} = LO		30		μs
ISET SHORT	CIRCUIT TEST				•	
t _{DGL_SHORT}	Deglitch time transition from ISET short to I _{OUT} disable	Clear fault by disconnecting IN or cycling (high / low) TS/BAT_EN		1		ms
PRECHARGE	- SET BY PRETERM PIN: bq24040 / bq240	045; Internally Set: bq24041				
t _{DGL1(LOWV)}	Deglitch time on pre-charge to fast-charge transition			70		μs
t _{DGL2(LOWV)}	Deglitch time on fast-charge to pre-charge transition			32		ms
TERMINATIO	N – SET BY PRE-TERM PIN: bq24040 / bq2	4045				
t _{DGL(TERM)}	Deglitch time, termination detected			29		ms
t _{Term-Start}	Elevated termination threshold initially active for $t_{\text{Term-Start}}$			1.25		min
RECHARGE	OR REFRESH – bq24040 / bq24045					
t _{DGL1(RCH)}	Deglitch time, recharge threshold detected	$\begin{aligned} V_{\text{IN}} = 5\text{V, V}_{\text{TS}} = 0.5\text{V, V}_{\text{OUT}}\text{: }4.25\text{V} \rightarrow 3.5\text{V in 1}\mu\text{s;} \\ t_{\text{DGL(RCH)}} \text{ is time to ISET ramp} \end{aligned}$		29		ms
t _{DGL2(RCH)}	Deglitch time, recharge threshold detected in OUT-Detect Mode	$V_{\rm IN}$ = 5V, $V_{\rm TS}$ = 0.5V, $V_{\rm OUT}$ = 3.5V inserted; $t_{\rm DGL(RCH)}$ is time to ISET ramp		3.6		ms
BATTERY DE	ETECT ROUTINE – bq24040 / bq24045 (NOT	E: In Hot mode V _{O(REG)} becomes V _{O_HT(REG)})				
t _{DGL(HI/LOW} REG)	Regulation time at V _{REG} or V _{REG-BD}			25		ms
BATTERY CH	ARGING TIMERS AND FAULT TIMERS: bq	24040 and bq24045 only				
t _{PRECHG}	Pre-charge safety timer value	Restarts when entering Pre-charge; Always enabled when in pre-charge.	1700	1940	2250	s
t _{MAXCH}	Charge safety timer value	Clears fault or resets at UVLO, TS/BAT_EN disable, OUT Short, exiting LOWV and Refresh	34000	38800	45000	s
BATTERY-PA	ACK NTC MONITOR; TS Terminal: bq24040	/ bq24045: 10k NTC		·		
	Deglitch exit TTDM between states			57		ms
DGL(TTDM)	Deglitch enter TTDM between states			8		μs
	Deglitch for TS thresholds: 10C.	Normal to Cold Operation; V_{TS} : $0.6V \rightarrow 1V$		50		ms
t _{DGL(TS_10C)}	Degition for 13 tillestiblus, 100.	Cold to Normal Operation; V_{TS} : $1V \rightarrow 0.6V$		12		ms
t _{DGL(TS)}	Deglitch for TS thresholds: 0/45/60C.	Battery charging		30		ms



7.7 Typical Operational Characteristics (Protection Circuits Waveforms)

SETUP: bq24040 typical applications schematic; $V_{IN} = 5V$, $V_{BAT} = 3.6V$ (unless otherwise indicated)





8 Detailed Description

8.1 Overview

The bg2404x is a highly integrate family of 2x2 single cell Li-lon and Li-Pol chargers. The charger can be used to charge a battery, power a system or both. The charger has three phases of charging: Pre-charge to recover a fully discharged battery, fast-charge constant current to supply the buck charge safely and voltage regulation to safely reach full capacity. The charger is very flexible, allowing programming of the fast-charge current and Precharge/Termination Current (bg24040/5 only). This charger is designed to work with a USB connection or Adaptor (DC out). The charger also checks to see if a battery is present.

The charger also comes with a full set of safety features; JEITA Temperature Standard (bg24040/5 only), Over-Voltage Protection, DPM-IN, Safety Timers, and ISET short protection. All of these features and more are described in detail below.

The charger is designed for a single power path from the input to the output to charge a single cell Li-lon or Li-Pol battery pack. Upon application of a 5VDC power source the ISET and OUT short checks are performed to assure a proper charge cycle.

If the battery voltage is below the LOWV threshold, the battery is considered discharged and a preconditioning cycle begins. The amount of precharge current can be programmed using the PRE-TERM terminal which programs a percent of fast charge current (10 to 100%) as the precharge current. This feature is useful when the system load is connected across the battery "stealing" the battery current. The precharge current can be set higher to account for the system loading while allowing the battery to be properly conditioned. The PRE-TERM terminal is a dual function terminal which sets the precharge current level and the termination threshold level. The termination "current threshold" is always half of the precharge programmed current level.

Once the battery voltage has charged to the VLOWV threshold, fast charge is initiated and the fast charge current is applied. The fast charge constant current is programmed using the ISET terminal. The constant current provides the bulk of the charge. Power dissipation in the IC is greatest in fast charge with a lower battery voltage. If the IC reaches 125°C the IC enters thermal regulation, slows the timer clock by half and reduce the charge current as needed to keep the temperature from rising any further. Figure 8 shows the charging profile with thermal regulation. Typically under normal operating conditions, the IC's junction temperature is less than 125°C and thermal regulation is not entered.

Once the cell has charged to the regulation voltage the voltage loop takes control and holds the battery at the regulation voltage until the current tapers to the termination threshold. The termination can be disabled if desired. The CHG terminal is low (LED on) during the first charge cycle only and turns off once the termination threshold is reached, regardless if termination, for charge current, is enabled or disabled.

Further details are mentioned in the Operating Modes section.



8.2 Functional Block Diagram




Figure 7. Functional Block Diagram



Functional Block Diagram (continued)




Figure 8. Charging Profile With Thermal Regulation

8.3 Feature Description

8.3.1 Power-Down or Undervoltage Lockout (UVLO)

The bq2404x family is in power down mode if the IN terminal voltage is less than UVLO. The part is considered "dead" and all the terminals are high impedance. Once the IN voltage rises above the UVLO threshold the IC will enter Sleep Mode or Active mode depending on the OUT terminal (battery) voltage.

8.3.2 Power-up

The IC is alive after the IN voltage ramps above UVLO (see sleep mode), resets all logic and timers, and starts to perform many of the continuous monitoring routines. Typically the input voltage quickly rises through the UVLO and sleep states where the IC declares power good, starts the qualification charge at 100mA, sets the input current limit threshold base on the ISET2 terminal, starts the safety timer and enables the CHG terminal. See Figure 9.

8.3.3 Sleep Mode

If the IN terminal voltage is between than $V_{OUT}+V_{DT}$ and UVLO, the charge current is disabled, the safety timer counting stops (not reset) and the \overline{PG} and \overline{CHG} terminals are high impedance. As the input voltage rises and the charger exits sleep mode, the \overline{PG} terminal goes low, the safety timer continues to count, charge is enabled and the \overline{CHG} terminal returns to its previous state. See Figure 10.

8.3.4 New Charge Cycle

A new charge cycle is started when a good power source is applied, performing a chip disable/enable (TS terminal/BAT_EN), exiting Termination and Timer Disable Mode (TTDM), detecting a battery insertion or the OUT voltage dropterminalg below the VRCH threshold. The CHG terminal is active low only during the first charge cycle, therefore exiting TTDM or a dropterminalg below VRCH will not turn on the CHG terminal FET, if the CHG terminal is already high impedance.



Feature Description (continued)




Figure 9. TS Battery Temperature Bias Threshold and Deglitch Timers



Feature Description (continued)




Figure 10. bq2404x Power-Up Flow Diagram

8.3.5 Overvoltage-Protection (OVP) - Continuously Monitored

If the input source applies an overvoltage, the pass FET, if previously on, turns off after a deglitch, $t_{BLK(OVP)}$. The timer ends and the \overline{CHG} and \overline{PG} terminal goes to a high impedance state. Once the overvoltage returns to a normal voltage, the \overline{PG} terminal goes low, timer continues, charge continues and the \overline{CHG} terminal goes low after a 25ms deglitch. PG terminal is optional on some packages



Feature Description (continued)

8.3.6 Power Good Indication (PG)

After application of a 5V source, the input voltage rises above the UVLO and sleep thresholds ($V_{IN}>V_{BAT}+V_{DT}$), but is less than OVP ($V_{IN}<V_{OVP}$,), then the PG FET turns on and provides a low impedance path to ground. See Figure 20, Figure 21, and Figure 33.

8.3.7 CHG Terminal Indication

The charge terminal has an internal open drain FET which is on (pulls down to V_{SS}) during the first charge only (independent of TTDM) and is turned off once the battery reaches voltage regulation and the charge current tapers to the <u>termination</u> threshold set by the PRE-TERM resistor. The bq24041 does not terminate charge, however, the CHG terminal will turn off once the battery current reaches 10% of the programmed charge current.

The charge terminal is high impedance in sleep mode and OVP (if \overline{PG} is high impedance) and return to its previous state once the condition is removed.

Cycling input power, pulling the TS terminal low and releasing or entering pre-charge mode causes the CHG terminal to go reset (go low if power is good and a discharged battery is attached) and is considered the start of a first charge.

8.4 Device Functional Modes

8.4.1 CHG and PG LED Pull-up Source

For host monitoring, a pull-up resistor is used between the "STATUS" terminal and the V_{CC} of the host and for a visual indication a resistor in series with an LED is connected between the "STATUS" terminal and a power source. If the CHG or PG source is capable of exceeding 7V, a 6.2V zener should be used to clamp the voltage. If the source is the OUT terminal, note that as the battery changes voltage, and the brightness of the LEDs vary.

Charging State	CHG FET/LED		
1st Charge after VIN applied	ON		
Refresh Charge			
OVP	OFF		
SLEEP			
TEMP FAULT	ON for 1st Charge		

V _{IN} Power Good State	PG FET/LED				
UVLO					
SLEEP Mode	OFF				
OVP Mode					
Normal Input $(V_{OUT} + V_{DT} < V_{IN} < V_{OUP})$	ON				
PG is independent of chip disable					

8.4.2 Auto Start-up (bq24041)

The auto start-up feature is an OR gate with two inputs; an internal power good signal (logic 1 when $V_{IN}>V_{BAT}+V_{IN-DT}$) and an external input from ASI terminal (internal 100k pull-down). The ASO terminal outputs a signal that can be used as a system boot signal. The OR gate is powered by the OUT terminal and the OUT terminal must be powered by an external source (battery or P/S) or via the IN terminal for the ASO terminal to deliver a logic High. The ASI and/or the internal power good signal have to be logic high for the ASO to be logic high. The ASI/ASO, OUT and PG signals are used in production testing to test the system without a battery.

Submit Documentation Feedback



8.4.3 IN-DPM (V_{IN}-DPM or IN-DPM)

The IN-DPM feature is used to detect an input source voltage that is folding back (voltage dropterminalg), reaching its current limit due to excessive load. When the input voltage drops to the $V_{\text{IN-DPM}}$ threshold the internal pass FET starts to reduce the current until there is no further drop in voltage at the input. This would prevent a source with voltage less than $V_{\text{IN-DPM}}$ to power the out terminal. This works well with current limited adaptors and USB ports as long as the nominal voltage is above 4.3V and 4.4V respectively. This is an added safety feature that helps protect the source from excessive loads.

8.4.4 OUT

The Charger's OUT terminal provides current to the battery and to the system, if present. This IC can be used to charge the battery plus power the system, charge just the battery or just power the system (TTDM) assuming the loads do not exceed the available current. The OUT terminal is a current limited source and is inherently protected against shorts. If the system load ever exceeds the output programmed current threshold, the output will be discharged unless there is sufficient capacitance or a charged battery present to supplement the excessive load.

8.4.5 ISET

An external resistor is used to Program the Output Current (50 to 1000mA) and can be used as a current monitor.


$$R_{ISET} = K_{ISET} \div I_{OUT} \tag{1}$$

Where:

- I_{OUT} is the desired fast charge current;
- K_{ISET} is a gain factor found in the electrical specification

For greater accuracy at lower currents, part of the sense FET is disabled to give better resolution. Figure 1 shows the transition from low current to higher current. Going from higher currents to low currents, there is hysteresis and the transition occurs around 0.15A.

The ISET resistor is short protected and will detect a resistance lower than ≉340Ω. The detection requires at least 80mA of output current. If a "short" is detected, then the IC will latch off and can only be reset by cycling the power. The OUT current is internally clamped to a maximum current between 1.05A and 1.4A and is independent of the ISET short detection circuitry, as shown in Figure 12. Also, see Figure 28 and Figure 29.






Figure 12. Programmed/Clamped Out Current



8.4.6 PRE_TERM – Pre-Charge and Termination Programmable Threshold, bq24040/5

Pre-Term is used to program both the pre-charge current and the termination current threshold. The pre-charge current level is a factor of two higher than the termination current level. The termination can be set between 5 and 50% of the programmed output current level set by ISET. If left floating the termination and pre-charge are set internally at 10/20% respectively. The pre-charge-to-fast-charge, V_{lowy} threshold is set to 2.5V.

$$R_{PRE-TERM} = \text{\%Term} \times K_{TERM} = \text{\%Pre-CHG} \times K_{PRE-CHG}$$
(2)

Where:

- %Term is the percent of fast charge current where termination occurs:
- %Pre-CHG is the percent of fast charge current that is desired during precharge;
- K_{TERM} and K_{PRE-CHG} are gain factors found in the electrical specifications.

8.4.7 ISET2

Is a 3-state input and programs the Input Current Limit/Regulation Threshold. A low will program a regulated fast charge current via the ISET resistor and is the maximum allowed input/output current for any ISET2 setting, Float will program a 100mA Current limit and High will program a 500mA Current limit.

Below are two configurations for driving the 3-state ISET2 terminal:




Figure 13. 3-state ISET2 Terminal Circuits

8.4.8 TS (bq24040/5)

The TS function for the bq24040/5 is designed to follow the new JEITA temperature standard for Li-Ion and Li-Pol batteries. There are now four thresholds, 60°C, 45°C, 10°C, and 0°C. Normal operation occurs between 10°C and 45°C. If between 0°C and 10°C the charge current level is cut in half and if between 45°C and 60°C the regulation voltage is reduced to 4.1Vmax, see Figure 11.

The TS feature is implemented using an internal $50\mu A$ current source to bias the thermistor (designed for use with a 10k NTC β = 3370 (SEMITEC 103AT-2 or Mitsubishi TH05-3H103F) connected from the TS terminal to V_{SS} . If this feature is not needed, a fixed $10k\Omega$ can be placed between TS and V_{SS} to allow normal operation. This may be done if the host is monitoring the thermistor and then the host would determine when to pull the TS terminal low to disable charge.

The TS terminal has two additional features, when the TS terminal is pulled low or floated/driven high. A low disables charge (similar to a high on the BAT_EN feature) and a high puts the charger in TTDM.

Above 60°C or below 0°C the charge is disabled. Once the thermistor reaches \neq -10°C the TS current folds back to keep a cold thermistor (between -10°C and -50°C) from placing the IC in the TTDM mode. If the TS terminal is pulled low into disable mode, the current is reduce to \neq 30 μ A, see Figure 9. Since the I_{TS} curent is fixed along with the temperature thresholds, it is not possible to use thermistor values other than the 10k NTC (at 25°C).

Submit Documentation Feedback



8.4.9 Termination and Timer Disable Mode (TTDM) - TS Terminal High

The battery charger is in TTDM when the TS terminal goes high from removing the thermistor (removing battery pack/floating the TS terminal) or by pulling the TS terminal up to the TTDM threshold.

When entering TTDM, the 10 hour safety timer is held in reset and termination is disabled. A battery detect routine is run to see if the battery was removed or not. If the battery was removed then the CHG terminal will go to its high impedance state if not already there. If a battery is detected the CHG terminal does not change states until the current tapers to the termination threshold, where the CHG terminal goes to its high impedance state if not already there (the regulated output will remain on).

The charging profile does not change (still has pre-charge, fast-charge constant current and constant voltage modes). This implies the battery is still charged safely and the current is allowed to taper to zero.

When coming out of TTDM, the battery detect routine is run and if a battery is detected, then a new charge cycle begins and the CHG LED turns on.

If TTDM is not desired upon removing the battery with the thermistor, one can add a 237k resistor between TS and V_{SS} to disable TTDM. This keeps the current source from driving the TS terminal into TTDM. This creates $\neq 0.1^{\circ}C$ error at hot and a $\neq 3^{\circ}C$ error at cold.

8.4.10 Timers, bg24040 and bg24045 only

The pre-charge timer is set to 30 minutes. The pre-charge current, can be programmed to off-set any system load, making sure that the 30 minutes is adequate. The bq24041 does not have a safety timer.

The fast charge timer is fixed at 10 hours and can be increased real time by going into thermal regulation, IN-DPM or if in USB current limit. The timer clock slows by a factor of 2, resulting in a clock than counts half as fast when in these modes. If either the 30 minute or ten hour timer times out, the charging is terminated and the CHG terminal goes high impedance if not already in that state. The timer is reset by disabling the IC, cycling power or going into and out of TTDM.

8.4.11 Termination

Once the OUT terminal goes above VRCH, (reaches voltage regulation) and the current tapers down to the termination threshold, the CHG terminal goes high impedance and a battery detect route is run to determine if the battery was removed or the battery is full. If the battery is present, the charge current will terminate. If the battery was removed along with the thermistor, then the TS terminal is driven high and the charge enters TTDM. If the battery was removed and the TS terminal is held in the active region, then the battery detect routine will continue until a battery is inserted.

8.4.12 Battery Detect Routine

The battery detect routine should check for a missing battery while keeping the OUT terminal at a useable voltage. Whenever the battery is missing the CHG terminal should be high impedance.

The battery detect routine is run when entering and exiting TTDM to verify if battery is present, or run all the time if battery is missing and not in TTDM. On power-up, if battery voltage is greater than V_{RCH} threshold, a battery detect routine is run to determine if a battery is present.

The battery detect routine is disabled while the IC is in TTDM, or has a TS fault. See Figure 14 for the Battery Detect Flow Diagram.

8.4.13 Refresh Threshold

After termination, if the OUT terminal voltage drops to V_{RCH} (100mV below regulation) then a new charge is initiated, but the \overline{CHG} terminal remains at a high impedance (off).

8.4.14 Starting a Charge on a Full Battery

The termination threshold is raised by ≉14%, for the first minute of a charge cycle so if a full battery is removed and reinserted or a new charge cycle is initiated, that the new charge terminates (less than 1 minute). Batteries that have relaxed many hours may take several minutes to taper to the termination threshold and terminate charge.






Figure 14. Battery Detect Routine (bq24040)



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The bq2404x series of devices are highly integrated Li-Ion and Li-Pol linear chargers devices targeted at space-limited portable applications. The devices operate from either a USB port or AC adapter. The high input voltage range with input overvoltage protection supports low-cost unregulated adapters. These devices have a single power output that charges the battery. A system load can be placed in parallel with the battery as long as the average system load does not keep the battery from charging fully during the 10 hour safety timer.

9.2 Typical Applications

9.2.1 Typical Application: bg24040 and bg24045

I_{OUT_FAST_CHG} = 540mA; I_{OUT_PRE_CHG} = 108mA; I_{OUT_TERM} = 54mA




Figure 15. Typical Application Circuit: bg24040 and bg24045

9.2.1.1 Design Requirements

- Supply voltage = 5 V
- Fast charge current: I_{OUT-FC} = 540 mA; ISET-terminal 2
- Termination Current Threshold: %_{IOUT-FC} = 10% of Fast Charge or ~54mA
- Pre-Charge Current by default is twice the termination Current or ~108mA
- TS Battery Temperature Sense = 10k NTC (103AT)



9.2.1.2 Detailed Design Procedures

9.2.1.2.1 Calculations

9.2.1.2.1.1 Program the Fast Charge Current, ISET:

$$R_{ISET} = [K_{(ISET)} / I_{(OUT)}]$$
(3)

From the *Electrical Characteristics* table:

- K_(SET) = 540AΩ
- $R_{ISET} = [540A\Omega/0.54A] = 1.0 k\Omega$

Selecting the closest standard value, use a 1.0 k Ω resistor between ISET (terminal 16) and Vss.

9.2.1.2.1.2 Program the Termination Current Threshold, ITERM:

$$R_{PRE-TERM} = K_{(TERM)} \times \%_{IOUT-FC}$$
(4)

$$R_{PRE-TERM} = 200\Omega/\% \times 10\% = 2k\Omega \tag{5}$$

Selecting the closest standard value, use a 2 k Ω resistor between ITERM (terminal 15) and Vss.

One can arrive at the same value by using 20% for a pre-charge value (factor of 2 difference).

$$R_{PRE-TERM} = K_{(PRE-CHG)} \times \%_{IOUT-FC}$$
(6)

$$R_{PRF,TFRM} = 100\Omega/\% \times 20\% = 2k\Omega \tag{7}$$

9.2.1.2.1.3 TS Function (bq24040)

Use a 10k NTC thermistor in the battery pack (103AT).

To Disable the temp sense function, use a fixed 10k resistor between the TS (terminal 1) and Vss.

9.2.1.2.1.4 CHG and PG

LED Status: connect a 1.5k resistor in series with a LED between the OUT terminal and the CHG terminal. Connect a 1.5k resistor in series with a LED between the OUT terminal and the and PG terminal.

Processor Monitoring: Connect a pull-up resistor between the processor's power rail and the \overline{CHG} terminal. Connect a pull-up resistor between the processor's power rail and the PG terminal.

9.2.1.2.2 Selecting In and Out Terminal Capacitors

In most applications, all that is needed is a high-frequency decoupling capacitor (ceramic) on the power terminal, input and output terminals. Using the values shown on the application diagram, is recommended. After evaluation of these voltage signals with real system operational conditions, one can determine if capacitance values can be adjusted toward the minimum recommended values (DC load application) or higher values for fast high amplitude pulsed load applications. Note if designed for high input voltage sources (bad adaptors or wrong adaptors), the capacitor needs to be rated appropriately. Ceramic capacitors are tested to 2x their rated values so a 16V capacitor may be adequate for a 30V transient (verify tested rating with capacitor manufacturer).

9.2.1.2.3 Thermal Package

The bq2404x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB). The power pad should be directly connected to the VSS terminal. Full PCB design guidelines for this package are provided in the application note entitled: QFN/SON PCB Attachment Application Note (SLUA271). The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the chip junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{JA} = (T_J - T) / P \tag{8}$$

Where:

- T_J = chip junction temperature
- T = ambient temperature
- P = device power dissipation

22



Factors that can influence the measurement and calculation of θ_{JA} include:

- 1. Whether or not the device is board mounted
- 2. Trace size, composition, thickness, and geometry
- 3. Orientation of the device (horizontal or vertical)
- 4. Volume of the ambient air surrounding the device under test and airflow
- 5. Whether other surfaces are in close proximity to the device being tested

Due to the charge profile of Li-Ion and Li-Pol batteries the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. Typically after fast charge begins the pack voltage increases to \$3.4V within the first 2 minutes. The thermal time constant of the assembly typically takes a few minutes to heat up so when doing maximum power dissipation calculations, 3.4V is a good minimum voltage to use. This is verified, with the system and a fully discharged battery, by plotting temperature on the bottom of the PCB under the IC (pad should have multiple vias), the charge current and the battery voltage as a function of time. The fast charge current will start to taper off if the part goes into thermal regulation.

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal PowerFET. It can be calculated from the following equation when a battery pack is being charged:

$$P = [V_{(IN)} - V_{(OUT)}] \times I_{(OUT)} + [V_{(OUT)} - V_{(BAT)}] \times I_{(BAT)}$$
(9)

The thermal loop feature reduces the charge current to limit excessive IC junction temperature. It is recommended that the design not run in thermal regulation for typical operating conditions (nominal input voltage and nominal ambient temperatures) and use the feature for non typical situations such as hot environments or higher than normal input source voltage. With that said, the IC will still perform as described, if the thermal loop is always active.

9.2.1.2.3.1 Leakage Current Effects on Battery Capacity


To determine how fast a leakage current on the battery will discharge the battery is an easy calculation. The time from full to discharge can be calculated by dividing the Amp-Hour Capacity of the battery by the leakage current. For a 0.75AHr battery and a $10\mu A$ leakage current (750mAHr/0.010mA = 75000 Hours), it would take 75k hours or 8.8 years to discharge. In reality the self discharge of the cell would be much faster so the $10\mu A$ leakage would be considered negliable.

Submit Documentation Feedback




9.2.1.3 Application Performance Curves

SETUP: bq24040 typical applications schematic; $V_{IN} = 5V$, $V_{BAT} = 3.6V$ (unless otherwise indicated)








TEXAS INSTRUMENTS

Typical Applications (continued)



Submit Documentation Feedback



9.2.2 Typical Application Circuit: bq24041, with ASI and ASO

 $I_{OUT_FAST_CHG} = 540$ mA; $I_{OUT_PRE_CHG} = 108$ mA




Figure 34. Typical Application Circuit: bq24041, with ASI and ASO

9.2.2.1 Design Requirements

See Typical Application: bq24040 and bq24045 for design requirements.


9.2.2.2 Detailed Design Procedures

See Typical Application: bq24040 and bq24045 for detailed design procedures.



9.2.2.3 Application Performance Curves

SETUP: bq24041 typical applications schematic; $V_{IN} = 5V$, $V_{BAT} = 3.6V$ (unless otherwise indicated)





10 Power Supply Recommendations

The devices are designed to operate from an input voltage supply range between 3.5 V and 28 V and current capability of at least the maximum designed charge current. This input supply should be well regulated. If located more than a few inches from the bq24040x IN and GND terminals, a larger capacitor is recommended.

11 Layout

11.1 Layout Guidelines

To obtain optimal performance, the decoupling capacitor from IN to GND (thermal pad) and the output filter capacitors from OUT to GND (thermal pad) should be placed as close as possible to the bq2405x, with short trace runs to both IN, OUT and GND (thermal pad).

- All low-current GND connections should be kept separate from the high-current charge or discharge paths
 from the battery. Use a single-point ground technique incorporating both the small signal ground path and the
 power ground path.
- The high current charge paths into IN terminal and from the OUT terminal must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces
- The bq2404x family is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the IC and the printed circuit board (PCB); this thermal pad is also the main ground connection for the device. Connect the thermal pad to the PCB ground connection. It is best to use multiple 10mil vias in the power pad of the IC and close enough to conduct the heat to the bottom ground plane. The bottom ground place should avoid traces that "cut off" the thermal path. The thinner the PCB the less temperature rise. The EVM PCB has a thickness of 0.031 inches and uses 2 oz. (2.8mil thick) copper on top and bottom, and is a good example of optimal thermal performance.

11.2 Layout Example




Figure 39. Layout



12 Device and Documentation Support

12.1 Documentation Support

QFN/SON PCB Attachment Application Report, SLUA271

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
bq24040	Click here	Click here	Click here	Click here	Click here
bq24041	Click here	Click here	Click here	Click here	Click here
bq24045	Click here	Click here	Click here	Click here	Click here

12.3 Trademarks

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Documentation Feedback



PACKAGE OPTION ADDENDUM

20-May-2016

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
BQ24040DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	NXE	Samples
BQ24040DSQT	ACTIVE	WSON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 125	NXE	Samples
BQ24041DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		NXF	Samples
BQ24041DSQT	ACTIVE	WSON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		NXF	Samples
BQ24045DSQR	ACTIVE	WSON	DSQ	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		SII	Samples
BQ24045DSQT	ACTIVE	WSON	DSQ	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR		SII	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

20-May-2016

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Mar-2017

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ24040DSQR	WSON	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24040DSQT	WSON	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
BQ24041DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24041DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24045DSQR	WSON	DSQ	10	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
BQ24045DSQT	WSON	DSQ	10	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

www.ti.com 15-Mar-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ24040DSQR	WSON	DSQ	10	3000	210.0	185.0	35.0
BQ24040DSQT	WSON	DSQ	10	250	210.0	185.0	35.0
BQ24041DSQR	WSON	DSQ	10	3000	195.0	200.0	45.0
BQ24041DSQT	WSON	DSQ	10	250	195.0	200.0	45.0
BQ24045DSQR	WSON	DSQ	10	3000	195.0	200.0	45.0
BQ24045DSQT	WSON	DSQ	10	250	195.0	200.0	45.0



- NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Small Outline No-Lead (SON) package configuration.
 - The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.



DSQ (R-PWSON-N10)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTES: A. All linear dimensions are in millimeters

DSQ (R-PWSON-N10)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



IMPORTANT NOTICE FOR TI DESIGN INFORMATION AND RESOURCES

Texas Instruments Incorporated ("TI") technical, application or other design advice, services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using any particular TI Resource in any way, you (individually or, if you are acting on behalf of a company, your company) agree to use it solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources.

You understand and agree that you remain responsible for using your independent analysis, evaluation and judgment in designing your applications and that you have full and exclusive responsibility to assure the safety of your applications and compliance of your applications (and of all TI products used in or for your applications) with all applicable regulations, laws and other applicable requirements. You represent that, with respect to your applications, you have all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. You agree that prior to using or distributing any applications that include TI products, you will thoroughly test such applications and the functionality of such TI products as used in such applications. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

You are authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING TI RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY YOU AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

You agree to fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of your non-compliance with the terms and provisions of this Notice.

This Notice applies to TI Resources. Additional terms apply to the use and purchase of certain types of materials, TI products and services. These include; without limitation, TI's standard terms for semiconductor products http://www.ti.com/sc/docs/stdterms.htm), evaluation modules, and samples (http://www.ti.com/sc/docs/sampterms.htm).

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated