International Rectifier

PRELIMINARY

IRLR/U3103


HEXFET® Power MOSFET


- Logic-Level Gate Drive
- Ultra Low On-Resistance
- Surface Mount (IRLR3103)
- Straight Lead (IRLU3103)
- Advanced Process Technology
- Fast Switching
- Fully Avalanche Rated


Description

Fifth Generation HEXFETs from International Rectifier utilize advanced processing techniques to achieve the lowest possible on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient device for use in a wide variety of applications.

The D-PAK is designed for surface mounting using vapor phase, infrared, or wave soldering techniques. The straight lead version (IRFU series) is for through-hole mounting applications. Power dissipation levels up to 1.5 watts are possible in typical surface mount applications.







Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	46 ⑤	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	29⑤	A
I _{DM}	Pulsed Drain Current ①⑦	220	
P _D @T _C = 25°C	Power Dissipation	69	W
	Linear Derating Factor	0.56	W/°C
V_{GS}	Gate-to-Source Voltage	±16	V
E _{AS}	Single Pulse Avalanche Energy ②⑦	240	mJ
I _{AR}	Avalanche Current ① ⑦	34	A
E _{AR}	Repetitive Avalanche Energy ①	6.9	mJ
dv/dt	Peak Diode Recovery dv/dt ③⑦	2.0	V/ns
TJ	Operating Junction and	-55 to + 150	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case			1.8	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)**			50	°C/W
$R_{\theta JA}$	Junction-to-Ambient			110	

^{**} When mounted on 1" square PCB (FR-4 or G-10 Material).

For recommended footprint and soldering techniques refer to application note #AN-994

IRLR/U3103

Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	30			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.037		V/°C	Reference to 25°C, I _D = 1mA
1	Static Drain-to-Source On-Resistance			0.019	Ω	V _{GS} = 10V, I _D = 28A ⊕
R _{DS(on)}				0.024		V _{GS} = 4.5V, I _D = 23A ④
V _{GS(th)}	Gate Threshold Voltage	1.0			V	$V_{DS} = V_{GS}, I_D = 250 \mu A$
9 _{fs}	Forward Transconductance	23			S	V _{DS} = 25V, I _D = 34A ⑦
lana	Drain-to-Source Leakage Current			25		$V_{DS} = 30V, V_{GS} = 0V$
I _{DSS}				250	μA	V _{DS} = 24V, V _{GS} = 0V, T _J = 125°C
	Gate-to-Source Forward Leakage			100	^	V _{GS} = 16V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
Qg	Total Gate Charge			50		I _D = 34A
Q _{gs}	Gate-to-Source Charge			14	nC	V _{DS} = 24V
Q _{gd}	Gate-to-Drain ("Miller") Charge			28		V _{GS} = 4.5V, See Fig. 6 and 13 ④⑦
t _{d(on)}	Turn-On Delay Time		9.0			$V_{DD} = 15V$
t _r	Rise Time		210			I _D = 34A
t _{d(off)}	Turn-Off Delay Time		20		ns	$R_G = 3.4\Omega, V_{GS} = 4.5V$
t _f	Fall Time		54			$R_D = 0.43\Omega$, See Fig. 10 $\textcircled{4}$
			4.5			Between lead,
L _D	Internal Drain Inductance		4.5			6mm (0.25in.)
L _S	Internal Source Inductance		7.5		nH	from package
						and center of die contact®
C _{iss}	Input Capacitance		1600			$V_{GS} = 0V$
C _{oss}	Output Capacitance		640		pF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		320		i	f = 1.0MHz, See Fig. 5⑦
	rain Patings and Characteri	-4!				· •

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current			46 [©]		MOSFET symbol
	(Body Diode)	469		Α	showing the	
I _{SM}	Pulsed Source Current		25	— 220 [©]		integral reverse
•	(Body Diode) ①⑦	- -	2200		p-n junction diode.	
V _{SD}	Diode Forward Voltage			1.3	V	$T_J = 25$ °C, $I_S = 28$ A, $V_{GS} = 0$ V ④
t _{rr}	Reverse Recovery Time		81	120	ns	$T_J = 25$ °C, $I_F = 34A$
Q _{rr}	Reverse RecoveryCharge		210	310	nC	di/dt = 100A/µs ④ ⑦
t _{on}	Forward Turn-On Time	Intr	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)			

Specification changes

Rev. #	Parameters	Old spec.	New spec.	Comments	Revision Date
1	V _{GS(th)} (Max.)	2.5V	No spec.	Removed V _{GS(th)} Max. Specification	5/1/96
1	V _{GS} (Max.)	±20	±16	Decrease V _{GS} Max. Specification	5/1/96

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature. (See fig. 11)
- $^{\prime\prime}$ V_{DD} = 15V, starting T_J = 25°C, L = 300 μ H R_G = 25 Ω , I_{AS} = 34A. (See Figure 12)
- ④ Pulse width \leq 300µs; duty cycle \leq 2%.
- ⑤ Caculated continuous current based on maximum allowable junction temperature; Package limitation current = 20A.
- ® This is applied for I-PAK, L_S of D-PAK is measured between lead and center of die contact
- ① Uses IRL3103 data and test conditions.




Fig 1. Typical Output Characteristics, $T_J = 25^{\circ}C$




Fig 3. Typical Transfer Characteristics




Fig 2. Typical Output Characteristics, $T_J = 150^{\circ}C$




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current






Fig 13b. Gate Charge Test Circuit

Peak Diode Recovery dv/dt Test Circuit






* V_{GS} = 5V for Logic Level Devices

Fig 13. For N-Channel HEXFETS

Package Outline


TO-252AA Outline

Dimensions are shown in millimeters (inches)



Part Marking Information


TO-252AA (D-PARK)



Package Outline


TO-251AA Outline

Dimensions are shown in millimeters (inches)



Part Marking Information


TO-251AA (I-PARK)



Tape & Reel Information

TO-252AA

Dimensions are shown in millimeters (inches)



International Rectifier

WORLD HEADQUARTERS: 233 Kansas St., El Segundo, California 90245, Tel: (310) 322 3331 EUROPEAN HEADQUARTERS: Hurst Green, Oxted, Surrey RH8 9BB, UK Tel: ++ 44 1883 732020 IR CANADA: 7321 Victoria Park Ave., Suite 201, Markham, Ontario L3R 2Z8, Tel: (905) 475 1897 IR GERMANY: Saalburgstrasse 157, 61350 Bad Homburg Tel: ++ 49 6172 96590

IR ITALY: Via Liguria 49, 10071 Borgaro, Torino Tel: ++ 39 11 451 0111

IR FAR EAST: K&H Bldg., 2F, 3-30-4 Nishi-Ikeburo 3-Chome, Toshima-Ki, Tokyo Japan 171 Tel: 81 3 3983 0086
IR SOUTHEAST ASIA: 315 Outram Road, #10-02 Tan Boon Liat Building, Singapore 0316 Tel: 65 221 8371

http://www.irf.com/ Data and specifications subject to change without notice. 8/96