Cross-Architecture Lifter Synthesis

Rijnard van Tonder and Claire Le Goues








Cross-Architecture Lifter Synthesis


Rijnard van Tonder and Claire Le Goues




















Binary analysis

Binary analysis

- Simpler semantic abstraction
 - E.g., symbolic execution

Binary analysis

- Simpler semantic abstraction
 - E.g., symbolic execution

- Reuse analysis components
 - Control flow graph construction
 - Single Static Assignment (SSA) conversion

Compilers and Decompilers


- Compilers lose information
 - Translation is not a bijection

Compilers and Decompilers


- Compilers lose information
 - Translation is not a bijection

- Decompilers recover more features
 - Often architecture-specific (e.g., ABI)


The Problem: Translating Multiple Architectures




The Problem: Translating Multiple Architectures




Our Goal: Automate across Architectures




Our Goal: Automate across Architectures




Our Goal: Automate across Architectures



Our Goal: Automate across Architectures



Our Goal: Automate across Architectures



Dataflow framework

Bug-finding Analyses "for free"

VC Generation

Taint analysis

• IR translation as a Syntax-Guided Synthesis problem

• IR translation as a Syntax-Guided Synthesis problem

$$\forall x . \phi(x, P(x))$$

IR translation as a Syntax-Guided Synthesis problem

$$\forall x . \phi(x, P(x)) \equiv \forall x . oracle(x) = P(x)$$

 IR translation as a Syntax-Guided Synthesis problem

$$\forall x . \phi(x, P(x)) \equiv \forall x . oracle(x) = P(x)$$

Correctness specification

IR translation as a Syntax-Guided Synthesis problem

$$\forall x . \phi(x, P(x)) \equiv \forall x . oracle(x) = P(x)$$

Dynamic Input/Output Pairs

IR translation as a Syntax-Guided Synthesis problem

$$\forall x . \phi(x, P(x)) \equiv \forall x . oracle(x) = P(x)$$

Dynamic Input/Output Pairs

IR Sketches

IR translation as a Syntax-Guided Synthesis problem

$$\forall x . \phi(x, P(x)) \equiv \forall x . oracle(x) = P(x)$$

Key Insight:
Learn IR Sketches from
existing Lifter Productions

IR Sketches

ARM add R3, R0

ARM add R3, R0

SOURCE


Native Instruction


ARM add R3, R0

SOURCE


Native Instruction


Op codes and register names







35












 Learn templates from lifter output for a supported architecture to synthesize one for an unsupported architecture








add \$1, \$2

Unsupported Architecture




Unsupported Architecture


IR SKETCH


MIPS add \$1, \$2


Unsupported Architecture

IR









 Learn templates from lifter output for a supported architecture to synthesize one for an unsupported architecture

 Learn templates from lifter output for a supported architecture to synthesize one for an unsupported architecture

Code is "natural" → shared semantic properties

 Learn templates from lifter output for a supported architecture to synthesize one for an unsupported architecture

Code is "natural" → shared semantic properties

 Sketch templates exploit structural qualities to guide synthesis

Native Behavior

 I/O pairs from native execution

Native Behavior

 I/O pairs from native execution

QEMU and PIN traces

Native Behavior

 I/O pairs from native execution

QEMU and PIN traces

IR Target

Binary Analysis
 Platform (BAP) IR

Native Behavior

 I/O pairs from native execution

QEMU and PIN traces

IR Target

Binary Analysis
 Platform (BAP) IR

• IR Interpreter

Native Behavior

 I/O pairs from native execution

 QEMU and PIN traces

$$\langle \sigma_{\mathbb{T}}, \mathcal{I}_{\mathbb{T}}, \varnothing \rangle \overset{\mathbb{T}}{\leadsto} \langle \sigma'_{\mathbb{T}}, -, \mathcal{E}_{\mathbb{T}} \rangle$$


IR Target


Binary AnalysisPlatform (BAP) IR

• IR Interpreter

$$\langle \sigma_{IR}, \mathcal{I}_{IR}, \varnothing \rangle \stackrel{IR_*}{\leadsto} \langle \sigma'_{IR}, -, \mathcal{E}_{IR} \rangle$$

$$\langle \sigma_{\mathbb{T}}, \mathcal{I}_{\mathbb{T}}, \varnothing \rangle \overset{\mathbb{T}}{\leadsto} \langle \sigma'_{\mathbb{T}}, -, \mathcal{E}_{\mathbb{T}} \rangle \qquad \langle \sigma_{IR}, \mathcal{I}_{IR}, \varnothing \rangle \overset{IR_*}{\leadsto} \langle \sigma'_{IR}, -, \mathcal{E}_{IR} \rangle$$





Events from execution

$$\langle \sigma_{\mathbb{T}}, \mathcal{I}_{\mathbb{T}}, arnothing
angle \ \stackrel{\mathbb{T}}{\leadsto} \ \langle \sigma'_{\mathbb{T}}, -, \overset{lack}{\mathcal{E}}_{\mathbb{T}}
angle$$

$$\langle \sigma_{\mathbb{T}}, \mathcal{I}_{\mathbb{T}}, \varnothing \rangle \overset{\mathbb{T}}{\leadsto} \langle \sigma'_{\mathbb{T}}, -, \mathcal{E}_{\mathbb{T}} \rangle \qquad \langle \sigma_{IR}, \mathcal{I}_{IR}, \varnothing \rangle \overset{IR_*}{\leadsto} \langle \sigma'_{IR}, -, \mathcal{E}_{IR} \rangle$$

$$R2 := R0 \\ [(\mathtt{R},\mathtt{REG},\mathtt{RO},\mathtt{Ox1}),(\mathtt{W},\mathtt{REG},\mathtt{R2},\mathtt{Ox1})]$$

Events from execution

$$\langle \sigma_{\mathbb{T}}, \mathcal{I}_{\mathbb{T}}, arnothing
angle \stackrel{\mathbb{T}}{\leadsto} \langle \sigma'_{\mathbb{T}}, -, \mathcal{E}_{\mathbb{T}}
angle$$

$$\langle \sigma_{\mathbb{T}}, \mathcal{I}_{\mathbb{T}}, \varnothing \rangle \overset{\mathbb{T}}{\leadsto} \langle \sigma'_{\mathbb{T}}, -, \mathcal{E}_{\mathbb{T}} \rangle \qquad \langle \sigma_{IR}, \mathcal{I}_{IR}, \varnothing \rangle \overset{IR_*}{\leadsto} \langle \sigma'_{IR}, -, \mathcal{E}_{IR} \rangle$$

Inferring Semantics from I/O pairs

SOURCE

Native Instruction

add R3, R0

Inferring Semantics from I/O pairs

SOURCE

Native Instruction

add R3, R0

Execution

Input

$$R3 = 2$$

$$R0 = 2$$

$$R3 = 4$$

$$R0 = 2$$

Inferring Semantics from I/O pairs

SOURCE

Native Instruction

add R3, R0

Execution

Input

$$R3 = 2$$

$$R0 = 2$$

$$R3 = 4$$

$$R0 = 2$$

Synthesizing Translation

TARGET

IR Instruction

??

Execution

Input

$$R3 = 2$$

$$R0 = 2$$

$$R3 = 4$$

$$R0 = 2$$

Synthesizing Translation

TARGET

IR Instruction

R3, R0, R3

Execution

Input

$$R3 = 2$$

$$R0 = 2$$

$$R3 = 4$$

$$R0 = 2$$

TARGET

IR Instruction

R3, R0, R3

TARGET

IR Instruction

R3, R0, R3

Sketch Templates


•••

TARGET

IR Instruction

Sketch Templates

R3, R0, R3



R3 := R0 + R3

• • •

Exhaustive Enumeration

TARGET

IR Instruction

Sketch Templates

R3, R0, R3

R3 := R0 + R3

• •

Exhaustive Enumeration

Permute adjacent operands

Syntax-guided Synthesis

TARGET

IR Instruction

$$R3 := R0 + R3$$

IR Interpreter

Input

$$R3 = 2$$

$$R0 = 2$$

Output

$$R3 = 4$$

$$R0 = 2$$

Syntax-guided Synthesis

Native Execution

IR Interpreter

Input

$$R3 = 2$$

$$R0 = 2$$

Input

$$R3 = 2$$

$$R0 = 2$$

Expected Output

$$R3 = 4$$

$$R0 = 2$$

Output

$$R3 = 4$$

$$R0 = 2$$



TARGET

IR Instruction

R3 := R0 * R3

IR Interpreter

Input

$$R3 = 2$$

$$R0 = 2$$

$$R3 = 4$$

$$R0 = 2$$

TARGET

IR Instruction

R3 := R0 * R3

IR Interpreter

Input

$$R3 = 2$$

$$R0 = 2$$

Expected Output

$$R3 = 4$$

$$R0 = 2$$

Oops...

TARGET

IR Instruction

R3 := R0 * R3

Oops...

TARGET

IR Instruction

R3 := R0 * R3

Native Execution

Input

$$R3 = 3$$

$$R0 = 2$$

$$R3 = 5$$

$$R0 = 2$$

TARGET

IR Instruction

R3 = 6

Native Execution

Input

$$R3 = 3$$

$$R0 = 2$$

$$R3 = 5$$

$$R0 = 2$$

TARGET

IR Instruction

$$R3 := R0 * R3$$

$$R3 = 6 \longrightarrow \begin{array}{c} \text{Invalidate} \\ \text{sketch} \end{array}$$

Native Execution

Input


$$R3 = 3$$

$$R0 = 2$$

$$R3 = 5$$

$$R0 = 2$$

Lifter Synthesis System



Synthesize unsupported lifter target (MIPS)

Synthesize unsupported lifter target (MIPS)

- Collect dynamic traces from arithmeticheavy benchmark
 - 5 Hacker's delight programs

Synthesize unsupported lifter target (MIPS)

- Collect dynamic traces from arithmeticheavy benchmark
 - 5 Hacker's delight programs

 Mine IR sketches from Coreutils, lifted from ARM and x86

Taint analysis for warn-unused-result bugs

- Taint analysis for warn-unused-result bugs
 - Forget to check memory is allocated
 - Forget to check privileges are dropped

- Taint analysis for warn-unused-result bugs
 - Forget to check memory is allocated
 - Forget to check privileges are dropped

Ran on 30 binaries of COTS D-Link router

- Taint analysis for warn-unused-result bugs
 - Forget to check memory is allocated
 - Forget to check privileges are dropped

Ran on 30 binaries of COTS D-Link router

29 bugs, 2 false positives

Name	#	Functions
pppd	1	fwrite
iptables	3	fwrite
rdnssd	1	setsockopt
ntpclient	1	send
speedtest	2	system, fgets
timer	2	read, shutdown
wakeOnLanProxy	1	shutdown
wcnd	8	system

Name	#	Functions
pppd	1	fwrite
iptables	3	fwrite
rdnssd	1	setsockopt
ntpclient	1	send
speedtest	2	system, fgets
timer	2	read, shutdown
wakeOnLanProxy	1	shutdown
wcnd	8	system

Name	#	Functions
pppd	1	fwrite
iptables	3	fwrite
rdnssd	1	setsockopt
ntpclient	1	send
speedtest	2	system, fgets
timer	2	read, shutdown
wakeOnLanProxy	1	shutdown
wcnd	8	system

No false positives on OpenSSL

Results: Synthesis

Results: Synthesis

- End-to-end synthesis takes 58 seconds
 - mining sketches, processing traces, and lifter synthesis
- 29 sketches per instruction, on average
 - Synthesis converges after 2 input output pairs, on average
- Lifts 84.8% of native instructions.
 - Missed example: "load upper immediate"

Generalizing across Architectures

Generalizing across Architectures

 IR Sketches mined from ARM and x86 are common to both


%	ARM-IR	%	X86-IR
20.9	_v := _v	11.9	_v := _i
14.5	_v := _i	8.6	jmp _i
8.9	jmp _i	5.1	_v := mem[_v + _i]
7.0	_v := mem[_v + _i]	4.4	mem[_v + _i] := _v
5.6	_v := _v = _i	4.2	_v := _v = _i
5.6	_v := hi : 1[_v]	4.2	_v := hi : 1[_v]
5.5	mem[_v + _i] := _v	4.0	mem[_v + _i] := _v
4.6	_v := _vi	3.9	_v := _vi


• Similar MIPS accuracy from either ARM or x86 sketches

Discussion

- How good "out-of-box"?
- Improve recovery with nondeterministic sketch search and generation
- Expand to more architectures
 - SPARC, PPC, ...
- Complement automatic synthesis with (reduced) manual effort
 - Verify and fix manual translation


Summary





Verify with Dynamic Traces

$$R2 := R0 \\ [(\mathtt{R},\mathtt{REG},\mathtt{RO},\mathtt{Ox1}),(\mathtt{W},\mathtt{REG},\mathtt{R2},\mathtt{Ox1})]$$



Name	#	Functions
pppd	1	fwrite
iptables	3	fwrite
rdnssd	1	setsockopt
ntpclient	1	send
speedtest	2	system, fgets
timer	2	read, shutdown
wakeOnLanProxy	1	shutdown
wcnd	8	system

uint32_t data[12];		
struct timeval now;		
<pre>memset(data, 0, sizeof(data));</pre>		
data[0] = htonl (
(LI << 30) (VN << 27) (
(STRATUM << 16) (POLL << 8		
data[1] = htonl(1<<16); /* Root Delay		
<pre>data[2] = htonl(1<<16); /* Root Disper:</pre>		
<pre>gettimeofday(&now,NULL);</pre>		
data[10] = htonl(now.tv_sec + JAN_1970)		
<pre>data[11] = htonl(NTPFRAC(now.tv_usec));</pre>		
send(sd,data,48,0);		

Analysis Reuse for Previously Unsupported Instruction Set