MN195001

Single-Chip Fax Engine LSI

Overview

The MN195001 reduces to a single chip CPU functions related to facsimile control, peripheral device control functions, and modem functions. The last include complete fax/modem support for the ITU-T G3 recommandations V.29, V.27ter, and V.21 Channels 1 and 2.

The MN195001 consists of the following blocks: digital signal processor (DSP), facsimile peripheral circuits, analog circuits, DTE interface, clock generator, and dualport RAM. Changing the contents of an external ROM tailors the chip for a wide variety of facsimile applications.


Features

- Digital signal processor (DSP) block
 - Micro ROM: 4096 × 32 bits
 - Data RAM: 512×16 bits $\times 2$ sets
 - Machine cycle: 90 ns
 - Parallel multiplier:
 - 16 bits \times 16 bits $\times \rightarrow$ 32 bits
 - Arithmetic and logic unit (ALU): 32-bit
- Facsimile peripheral circuit block
 - Scanner/plotter interface
 - Two USART channels
 - Two motor control channels
 - One thermal head control channel
 - Programmable chip select
- Analog circuit block
 - Built-in 8-bit D/A converter, A/D converter, and filters
- DTE interface block
 - Built-in 8-bit I/O interface and serial interface
- Clock generator block
 - · Sampling clock and baud rate clock generators
- Dual-port RAM block
 - 1024×8 bits
- Single 5 volt power supply

Applications


Facsimile equipment

■ Pin Assignment



QFH128-P-1818

■ Block Diagram



■ Pin Descriptions


| Func- tional Group | Symbol | Pin No. | I/O | Function Descreption |
|--------------------------|------------------------|------------------------|-----|---|
| Memory Interface | A0 to 23 | 128 to 114, 111 to 103 | О | External memory address bus |
| | MD0 to 7 | 8 to 1 | I/O | External memory data bus |
| | $\overline{\text{RD}}$ | 16 | О | External memory read signal |
| | WR | 15 | О | External memory write signal |
| | R/W | 17 | I | External memory read/write control |
| Control Interface | CX | 11 | I | Basic clock input |
| | SCX2 | 10 | I | Basic clock frequency selection |
| | SYNCA | 9 | О | System clock output |
| | HDRES | 12 | I | Reset signal |
| | MOD0 to 3 | 42 to 45 | I | Mode setting inputs |
| | HALT | 19 | I | HALT signal for internal digital signal processor |
| | BA | 18 | O | External memory bus available signal |
| | IREF0 | 38 | AI | D/A converter input |
| | IREF1 | 37 | AI | Reference voltage for transmit circuits |
| | TXLPIN | 36 | AI | Transmit low-pass filter input |
| | TXOUT | 34 | AO | Analog transmit signal output |
| e, | RXL | 32 | AI | Analog receive signal input |
| erfa | IREF2 | 31 | AI | Reference voltage for receive circuit |
| Analog Interface | RXLPIN | 30 | AI | Receive low-pass filter input |
| | HPOUT | 29 | AO | Receive high-pass filter output |
| | AGCIN | 28 | AI | Receive automatic gain control input |
| | AGCOUT | 27 | AO | Receive automatic gain control output |
| | SHIN | 26 | AI | A/D converter sample-and-hold circuit input |
| | VREFH | 40 | AI | A/D converter reference "H" level |
| | VREFL | 41 | AI | A/D converter reference "L" level |
| | PLSD | 23 | О | External amplifier gain control signal |
| | SO to 15 | 46 to 61 | I/O | General-purpose I/O port |
| | UC0 to 3 | 99 to 102 | О | Programmable chip select |
| | IRO1 to 4 | 67 to 70 | I | External interrupts |
| | Ū1ST | 62 | I | USART (CH1) external synchronization clock |
| sls | U1RD | 63 | I | USART (CH1) receive data |
| igna | U1RCK | 64 | I | USART (CH1) receive clock |
| Fax control Signals | Ū1SD | 65 | О | USART (CH1) transmit data |
| | U1TCK | 66 | I/O | USART (CH1) transmit clock |
| | U2ST | 71 | I | USART (CH2) external synchronization clock |
| | U2RD | 72 | I | USART (CH2) receive data |
| | U2RCK | 73 | I | USART (CH2) receive clock |
| | U2SD | 74 | О | USART (CH2) transmit data |
| | U2TCK | 75 | I/O | USART (CH2) transmit clock |
| | SH1 to 4 | 85 to 82 | О | Thermal head control signals |
| | MTA1 to 4 | 92 to 89 | О | Motor A control signals |

■ Pin Descriptions (continued)

| Func- tional Group | Symbol | Pin No. | I/O | Function Description |
|---------------------------|------------------------|-----------------|-----|---|
| Fax Control Signals | MTB1 to 4 | 81 to 78 | О | Motor B control signals |
| | MOT | 93 | О | Motor synchronization signal |
| | VPST | 86 | О | Plotter data clock |
| | VPCK | 87 | О | Plotter synchronization burst clock |
| | VPDA | 88 | О | Plotter data |
| | V8CK | 94 | О | Scanner clock |
| | VSCK | 95 | I | Scanner data input clock |
| | VSDA | 96 | I | Scanner data |
| | VIR | 97 | О | Scanner input ready |
| | VSEN | 98 | I | Scanner data input enable |
| EYE I/F | ADCK | 21 | O | Eye pattern data clock |
| | EYSY | 22 | О | Eye pattern data synchronization signal |
| | EQMD | 20 | О | Eye pattern data |
| Power Supply Interface | DV _{DD1 to 4} | 13, 77, 114, 25 | DP | Power supply for digital circuits +5 V |
| | DV _{SS1 to 4} | 14, 76, 112, 24 | DP | Power supply for digital circuits GND |
| | AV_{DD} | 39 | AP | Power supply for analog circuits +5 V |
| | AV _{SS} | 35 | AP | Power supply for analog circuits GND |
| | HV_{DD} | 33 | AO | HVDD output |

■ Package Dimensions (Unit: mm)

QFH128-P-1818



This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.