(connect to external ceramic resonator or quartz-crystal oscillator)

#### **DESCRIPTION**

The 3822 group is the 8-bit microcomputer based on the 740 family core technology.

The 3822 group has the LCD drive control circuit, an 8-channel A-D converter, and a serial I/O as additional functions.

The various microcomputers in the 3822 group include variations of internal memory size and packaging. For details, refer to the section on part numbering.

For details on availability of microcomputers in the 3822 group, refer to the section on group expansion.

#### **FEATURES**

LATORES	
●Basic machine-language instructio	ns71
●The minimum instruction execution	n time 0.5 μs
(a	t 8 MHz oscillation frequency)
<ul><li>Memory size</li></ul>	
ROM	4 K to 48 K bytes
RAM	192 to 1024 bytes
• Programmable input/output ports .	49
● Software pull-up/pull-down resistors	s (Ports P0-P7 except port P4 <sub>0</sub> )
●Interrupts	17 sources, 16 vectors
	(includes key input interrupt)
●Timers	8-bit X 3, 16-bit X 2
● Serial I/O 8-bit X 1 (	UART or Clock-synchronized)
●A-D converter	8-bit X 8 channels
●LCD drive control circuit	
Bias	
Duty	1/2, 1/3, 1/4
Common output	4
Segment output	

(connect to external ceramic resonator or quartz-crystal oscillator)
●Power source voltage
In high-speed mode
In middle-speed mode
(Extended operating temperature version:
2.0 to 5.5 V, Ta= - 20 to 85°C
3.0 to 5.5 V, $Ta = -40$ to $-20$ °C)
(One time PROM version: 2.5 to 5.5 V)
(M version: 2.2 to 5.5 V)
(H version: 2.0 to 5.5 V)
In low-speed mode
(Extended operating temperature version:
2.0 to 5.5 V, Ta= - 20 to 85°C
3.0 to 5.5 V, $Ta = -40$ to $-20$ °C)
(One time PROM version: 2.5 to 5.5 V)
(M version: 2.2 to 5.5 V)
(H version: 2.0 to 5.5 V)
●Power dissipation
In high-speed mode32 mW

(Extended operating temperature version: - 40 to 85 °C)

●Operating temperature range...... – 20 to 85°C

# **APPLICATIONS**

2 clock generating circuits

Camera, household appliances, consumer electronics, etc.




Fig. 1 M38224M6HXXXFP pin configuration (The pin configuration of 80D0 is same as this.)






Fig. 2 M38223M4MXXXGP/M38224M6HXXXHP pin configuration




Fig. 3 Functional block diagram

# **PIN DESCRIPTION**

Table 1 Pin description (1)

Pin	Name	Function	Function except a port function			
Vcc, Vss	Power source	•Apply voltage of power source to Vcc, and 0 V to Vss. (For the limits of Vcc, refer to "Recomended operating conditions").				
VREF	Analog reference voltage	•Reference voltage input pin for A-D converter.				
AVss	Analog power	•GND input pin for A-D converter.				
	source	•Connect to Vss.				
RESET	Reset input	•Reset input pin for active "L".				
XIN	Clock input	•Input and output pins for the main clock generating circuit.				
		•Feedback resistor is built in between XIN pin and XOUT pin	ı.			
Хоит	Clock output	Connect a ceramic resonator or a quartz-crystal oscillator the oscillation frequency.	between the XIN and XOUT pins to set			
		•If an external clock is used, connect the clock source to the XIN pin and leave the XOUT pin open.				
		•This clock is used as the oscillating source of system clock.				
VL1-VL3	LCD power	•Input 0 ≤ VL1 ≤ VL2 ≤ VL3 ≤ VCC voltage.				
	source	•Input 0 – VL3 voltage to LCD.				
COM0-COM3	Common output	•LCD common output pins.				
		•COM2 and COM3 are not used at 1/2 duty ratio.				
		•COM3 is not used at 1/3 duty ratio.				
SEG0-SEG11	Segment output	•LCD segment output pins.				
P00/SEG16-	I/O port P0	•8-bit output port.	•LCD segment output pins			
P07/SEG23		CMOS compatible input level.				
		CMOS 3-state output structure.				
P10/SEG24- P17/SEG31	I/O port P1	•I/O direction register allows each port to be individually programmed as either input or output.				
		•Pull-down control is enabled.				
P20 – P27	I/O port P2	•8-bit I/O port.	•Key input (key-on wake-up) interrupt			
		CMOS compatible input level.	input pins			
		CMOS 3-state output structure.				
		•I/O direction register allows each pin to be individually programmed as either input or output.				
		•Pull-up control is enabled.				
P34/SEG12 -	Input port P3	•4-bit input port.	•LCD segment output pins			
P37/SEG15		•CMOS compatible input level.				
		•Pull-down control is enabled.				



# **3822 Group**

### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# Table 2 Pin description (2)

Pin	Name	Function	
	Name	T different	Function except a port function
P40	Input port P4	•1-bit Input port.	
		CMOS compatible input level.	
Ρ41/φ	I/O port P4	•7-bit I/O port.	•φ clock output pin
P42/INTo,		•CMOS compatible input level.	•Interrupt input pins
P43/INT1		CMOS 3-state output structure.	0 : 11/0 ( :: :
P44/RxD, P45/TxD, P46/SCLK,		•I/O direction register allows each pin to be individually programmed as either input or output.	Serial I/O function pins
P47/SRDY		•Pull-up control is enabled.	
P50/INT2,	I/O port P5	•8-bit I/O port.	•Interrupt input pins
P51/INT3		CMOS compatible input level.	
P52/RTP0,		•CMOS 3-state output structure.	•Real time port function pins
P53/RTP1		•I/O direction register allows each pin to be individually	
P54/CNTR0,		programmed as either input or output.	•Timer X, Y function pins
P55/CNTR1		•Pull-up control is enabled.	
Р56/Тоит			•Timer 2 output pins
P57/ADT			•A-D trigger input pins
P60/AN0-	I/O port P6	•8-bit I/O port.	•A-D conversion input pins
P67/AN7		•CMOS compatible input level.	
		•CMOS 3-state output structure.	
		•I/O direction register allows each pin to be individually programmed as either input or output.	
		•Pull-up control is enabled.	
P70/XCOUT,	I/O port P7	•2-bit I/O port.	•Sub-clock generating circuit I/O pins.
P71/XCIN		•CMOS compatible input level.	(Connect a resonator. External clock
		•CMOS 3-state output structure.	cannot be used.)
		•I/O direction register allows each pin to be individually programmed as either input or output.	
		•Pull-up control is enabled.	



# **PART NUMBERING**




Fig. 4 Part numbering



# GROUP EXPANSION (STANDARD, ONE TIME PROM VERSION, EPROM VERSION)

Mitsubishi plans to expand the 3822 group (Standard, One Time PROM version, EPROM version) as follows:

# **Memory Type**

Support for Mask ROM, One Time PROM, and EPROM versions

# **Memory Size**

ROM size	8 K to	48 K b	ytes
RAM size		1024 b	ytes

# **Package**

80P6N-A	0.8 mm-pitch plastic molded QFP
80P6S-A	0.65 mm-pitch plastic molded QFP
80P6Q-A	0.5 mm-pitch plastic molded QFP
80D0	0.8 mm-pitch ceramic LCC (EPROM version)




Fig. 5 Memory expansion plan

Currently products are listed below.

Table 3 List of products

As of August 2000

lable 3 List of products				As of August 2000
Product	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38222M2-XXXFP			80P6N-A	Mask ROM version
M38222M2-XXXGP	8192 (8062)	384	80P6S-A	Mask ROM version
M38222M2-XXXHP	(0002)		80P6Q-A	Mask ROM version
M38223M4-XXXFP			80P6N-A	Mask ROM version
M38223E4FP	(XXGP 16384 P (16254)	512	OUPOIN-A	One Time PROM version (blank)
M38223M4-XXXGP			80P6S-A	Mask ROM version
M38223E4GP				One Time PROM version (blank)
M38223M4-XXXHP			80P6Q-A	Mask ROM version
M38223E4HP			00P0Q-A	One Time PROM version (blank)
M38223E4FS			80D0	EPROM version
M38227ECFP	49152		80P6N-A	One Time PROM version (blank)
M38227ECHP	(49022)	1024	80P6Q-A	One Time PROM version (blank)
M38227ECFS	` ′		80D0	EPROM version



# GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)

Mitsubishi plans to expand the 3822 group (extended operating temperature version) as follows:

# **Memory Type**

Support for Mask ROM version.

# **Memory Size**

ROM size	. 48 K bytes
RAM size	1024 bytes

# 




Fig. 6 Memory expansion plan for extended operating temperature version

Currently products are listed below.

Table 4 List of products for extended operating temperature version

As	of August	2000
----	-----------	------

Product	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38227MCDXXXFP	49152(49022)	1024	80P6N-A	Mask ROM version



# **GROUP EXPANSION (M VERSION)**

Mitsubishi plans to expand the 3822 group (M version) as follows:

# **Memory Type**

Support for Mask ROM version.

# **Memory Size**

ROM size	
RAM size	512 to 640 bytes

# **Package**

80P6N-A	. 0.8 mm-pitch plastic molde	d QFP
80P6S-A	0.65 mm-pitch plastic molde	d QFP
80P6Q-A	. 0.5 mm-pitch plastic molde	d QFP




Fig. 7 Memory expansion plan for M version

Currently products are listed below.

Table 5 List of products for M version

As of August 2000

Product	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38223M4MXXXFP		512	80P6N-A	Mask ROM version
M38223M4MXXXGP	16384 (16254)		80P6S-A	Mask ROM version
M38223M4MXXXHP			80P6Q-A	Mask ROM version
M38224M6MXXXFP	24576 (24446)	040	80P6N-A	Mask ROM version
M38224M6MXXXHP		640	80P6Q-A	Mask ROM version



# **GROUP EXPANSION (H VERSION)**

Mitsubishi plans to expand the 3822 group (H version) as follows:

# **Memory Type**

Support for Mask ROM version.

# **Memory Size**

ROM size	 16 K to	48 K by	tes
RAM size	 . 512 to	1024 by	rtes

# **Package**




Fig. 8 Memory expansion plan for H version

Currently products are listed below.

Table 6 List of products for H version

As of August 2000

tubic c ziet ci picanac				, 7.6 6.7 tagast 2000
Product	ROM size (bytes) ROM size for User in ( )	RAM size (bytes)	Package	Remarks
M38223M4HXXXFP	16384	512	80P6N-A	Mask ROM version
M38223M4HXXXHP	(16254)		80P6Q-A	Mask ROM version
M38224M6HXXXFP	. 24576 (24446)	640	80P6N-A	Mask ROM version
M38224M6HXXXHP			80P6Q-A	Mask ROM version
M38227M8HXXXFP	32768	1024	80P6N-A	Mask ROM version
M38227M8HXXXHP	(32638) 49152		80P6Q-A	Mask ROM version
M38227MCHXXXFP		1024	80P6N-A	Mask ROM version
M38227MCHXXXHP	(49022)		80P6Q-A	Mask ROM version



# FUNCTIONAL DESCRIPTION CENTRAL PROCESSING UNIT (CPU)

The 3822 group uses the standard 740 family instruction set. Refer to the table of 740 family addressing modes and machine instructions or the 740 Family Software Manual for details on the instruction set.

Machine-resident 740 family instructions are as follows:

The FST and SLW instruction cannot be used.

The STP. WIT. MUL. and DIV instruction can be used.

# [Accumulator (A)]

The accumulator is an 8-bit register. Data operations such as data transfer, etc., are executed mainly through the accumulator.

# [Index Register X (X)]

The index register X is an 8-bit register. In the index addressing modes, the value of the OPERAND is added to the contents of register X and specifies the real address.

# [Index Register Y (Y)]

The index register Y is an 8-bit register. In partial instruction, the value of the OPERAND is added to the contents of register Y and specifies the real address.

# [Stack Pointer (S)]

The stack pointer is an 8-bit register used during subroutine calls and interrupts. This register indicates start address of stored area (stack) for storing registers during subroutine calls and interrupts. The low-order 8 bits of the stack address are determined by the contents of the stack pointer. The high-order 8 bits of the stack address are determined by the stack page selection bit. If the stack page selection bit is "0", the high-order 8 bits becomes "0016". If the stack page selection bit is "1", the high-order 8 bits becomes "0116".

The operations of pushing register contents onto the stack and popping them from the stack are shown in Figure 10.

Store registers other than those described in Figure 10 with program when the user needs them during interrupts or subroutine calls.

# [Program Counter (PC)]

The program counter is a 16-bit counter consisting of two 8-bit registers PCH and PCL. It is used to indicate the address of the next instruction to be executed.




Fig.9 740 Family CPU register structure






Fig. 10 Register push and pop at interrupt generation and subroutine call

Table 7 Push and pop instructions of accumulator or processor status register

	Push instruction to stack	Pop instruction from stack	
Accumulator	PHA	PLA	
Processor status register	PHP	PLP	



# [Processor status register (PS)]

The processor status register is an 8-bit register consisting of 5 flags which indicate the status of the processor after an arithmetic operation and 3 flags which decide MCU operation. Branch operations can be performed by testing the Carry (C) flag , Zero (Z) flag, Overflow (V) flag, or the Negative (N) flag. In decimal mode, the Z, V, N flags are not valid.

#### •Bit 0: Carry flag (C)

The C flag contains a carry or borrow generated by the arithmetic logic unit (ALU) immediately after an arithmetic operation. It can also be changed by a shift or rotate instruction.

#### •Bit 1: Zero flag (Z)

The Z flag is set if the result of an immediate arithmetic operation or a data transfer is "0", and cleared if the result is anything other than "0".

#### •Bit 2: Interrupt disable flag (I)

The I flag disables all interrupts except for the interrupt generated by the BRK instruction.

Interrupts are disabled when the I flag is "1".

#### •Bit 3: Decimal mode flag (D)

The D flag determines whether additions and subtractions are executed in binary or decimal. Binary arithmetic is executed when this flag is "0"; decimal arithmetic is executed when it is "1". Decimal correction is automatic in decimal mode. Only the ADC and SBC instructions can be used for decimal arithmetic.

#### •Bit 4: Break flag (B)

The B flag is used to indicate that the current interrupt was generated by the BRK instruction. The BRK flag in the processor status register is always "0". When the BRK instruction is used to generate an interrupt, the processor status register is pushed onto the stack with the break flag set to "1".

#### •Bit 5: Index X mode flag (T)

When the T flag is "0", arithmetic operations are performed between accumulator and memory. When the T flag is "1", direct arithmetic operations and direct data transfers are enabled between memory locations.

#### •Bit 6: Overflow flag (V)

The V flag is used during the addition or subtraction of one byte of signed data. It is set if the result exceeds +127 to -128. When the BIT instruction is executed, bit 6 of the memory location operated on by the BIT instruction is stored in the overflow flag.

#### •Bit 7: Negative flag (N)

The N flag is set if the result of an arithmetic operation or data transfer is negative. When the BIT instruction is executed, bit 7 of the memory location operated on by the BIT instruction is stored in the negative flag.

Table 8 Set and clear instructions of each bit of processor status register

	C flag	Z flag	I flag	D flag	B flag	T flag	V flag	N flag
Set instruction	SEC	_	SEI	SED	_	SET	_	-
Clear instruction	CLC	_	CLI	CLD	_	CLT	CLV	_



# [CPU Mode Register (CPUM)] 003B16

The CPU mode register contains the stack page selection bit and the internal system clock selection bit.

The CPU mode register is allocated at address 003B16.




Fig. 11 Structure of CPU mode register



# MEMORY Special Function Register (SFR) Area

The Special Function Register area in the zero page contains control registers such as I/O ports and timers.

#### RAM

RAM is used for data storage and for stack area of subroutine calls and interrupts.

#### **ROM**

The first 128 bytes and the last 2 bytes of ROM are reserved for device testing and the rest is user area for storing programs.

#### **Interrupt Vector Area**

The interrupt vector area contains reset and interrupt vectors.

### **Zero Page**

The 256 bytes from addresses 000016 to 00FF16 are called the zero page area. The internal RAM and the special function register (SFR) are allocated to this area.

The zero page addressing mode can be used to specify memory and register addresses in the zero page area. Access to this area with only 2 bytes is possible in the zero page addressing mode.

# **Special Page**

The 256 bytes from addresses FF0016 to FFFF16 are called the special page area. The special page addressing mode can be used to specify memory addresses in the special page area. Access to this area with only 2 bytes is possible in the special page addressing mode.




Fig. 12 Memory map diagram



000016	Port P0 (P0)	002016	Timer X (low) (TXL)
	Port P0 direction register (P0D)		Timer X (high) (TXH)
	Port P1 (P1)		Timer Y (low) (TYL)
	Port P1 output control register (P1D)		Timer Y (high) (TYH)
	Port P2 (P2)		Timer 1 (T1)
	Port P2 direction register (P2D)		Timer 2 (T2)
	Port P3 (P3)		Timer 3 (T3)
000716		002716	Timer X mode register (TXM)
000816	Port P4 (P4)	002816	Timer Y mode register (TYM)
000916	Port P4 direction register (P4D)	002916	Timer 123 mode register (T123M)
	Port P5 (P5)	002A <sub>16</sub>	φ output control register (CKOUT)
	Port P5 direction register (P5D)	002B <sub>16</sub>	
000C16	Port P6 (P6)	002C <sub>16</sub>	
000D16	Port P6 direction register (P6D)	002D <sub>16</sub>	
000E16	Port P7 (P7)	002E <sub>16</sub>	
	Port P7 direction register (P7D)	002F <sub>16</sub>	
001016		003016	
001116		003116	
001216		003216	
001316		003316	
001416		003416	A-D control register (ADCON)
001516		003516	A-D conversion register (AD)
001616	PULL register A (PULLA)	003616	
001716	PULL register B (PULLB)	003716	
001816	Transmit/Receive buffer register (TB/RB)	003816	Segment output enable register (SEG)
001916	Serial I/O status register (SIOSTS)	003916	LCD mode register (LM)
001A16	Serial I/O control register (SIO1CON)	003A <sub>16</sub>	Interrupt edge selection register (INTEDGE)
001B <sub>16</sub>	UART control register (UARTCON)	003B <sub>16</sub>	CPU mode register (CPUM)
001C16	Baud rate generator (BRG)	003C <sub>16</sub>	Interrupt request register 1(IREQ1)
001D16		003D <sub>16</sub>	Interrupt request register 2(IREQ2)
001E <sub>16</sub>		003E <sub>16</sub>	Interrupt control register 1(ICON1)
001F <sub>16</sub>		003F <sub>16</sub>	Interrupt control register 2(ICON2)

Fig. 13 Memory map of special function register (SFR)



# I/O PORTS Direction Registers (ports P2, P41-P47, and P5-P7)

The 3822 group has 49 programmable I/O pins arranged in seven I/O ports (ports P0–P2, P41–P47 and P5-P7). The I/O ports P2, P41–P47 and P5-P7 have direction registers which determine the input/output direction of each individual pin. Each bit in a direction register corresponds to one pin, and each pin can be set to be input port or output port.

When "0" is written to the bit corresponding to a pin, that pin becomes an input pin. When "1" is written to that bit, that pin becomes an output pin.

If data is read from a pin set to output, the value of the port output latch is read, not the value of the pin itself. Pins set to input are floating. If a pin set to input is written to, only the port output latch is written to and the pin remains floating.

# **Direction Registers (ports P0 and P1)**

Ports P0 and P1 have direction registers which determine the input/output direction of each individual port.

Each port in a direction register corresponds to one port, each port can be set to be input or output. When "0" is written to the bit 0 of a direction register, that port becomes an input port. When "1" is written to that port, that port becomes an output port. Bits 1 to 7 of ports P0 and P1 direction registers are not used.

### Ports P3 and P40

These ports are only for input.

# Pull-up/Pull-down Control

By setting the PULL register A (address 001616) or the PULL register B (address 001716), ports except for port P40 can control either pull-down or pull-up (pins that are shared with the segment output pins for LCD are pull-down; all other pins are pull-up) with a program.

However, the contents of PULL register A and PULL register B do not affect ports programmed as the output ports.




Fig. 14 Structure of PULL register A and PULL register B



# Table 9 List of I/O port function

Pin	Name	Input/Output	I/O Format	Non-Port Function	Related SFRs	Diagram No.
P00/SEG16- P07/SEG23	Port P0	Input/output, individual ports	CMOS compatible input level CMOS 3-state output	LCD segment output	PULL register A Segment output enable register	(1)
P10/SEG24- P17/SEG31	Port P1					
P20-P27	Port P2	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	Key input (key-on wake-up) interrupt input	PULL register A Interrupt control register 2	(2)
P34/SEG12- P37/SEG15	Port P3	Input	CMOS compatible input level	LCD segment output	PULL register A Segment output enable register	(3)
P40	Port P4	Input	CMOS compatible input level			(4)
Ρ41/φ		Input/output, individual bits	CMOS compatible input level	φ clock output	PULL register B φ output control register	(5)
P42/INT0, P43/INT1			CMOS 3-state output	External interrupt input	PULL register B Interrupt edge selection register	(2)
P44/RxD				Serial I/O function I/O	PULL register B	(6)
P45/TxD					Serial I/O control register	(7)
P46/SCLK					Serial I/O status register	(8)
P47/SRDY					UART control register	(9)
P50/INT2, P51/INT3	Port P5	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	External interrupt input	PULL register B Interrupt edge selection register	(2)
P52/RTP0, P53/RTP1				Real time port function output	PULL register B Timer X mode register	(10)
P54/CNTR0				Timer X function I/O	PULL register B Timer X mode register	(11)
P55/CNTR1				Timer Y function input	PULL register B Timer Y mode register	(12)
Р56/Тоит				Timer 2 function output	PULL register B Timer 123 mode register	(13)
P57/ADT				A-D trigger input	PULL register B	(12)
P60/AN0- P67/AN7	Port P6	Input/output, individual bits	CMOS compatible input level CMOS 3-state output	A-D conversion input	A-D control register	(14)
P70/XCOUT	Port P7	Input/output,	CMOS compatible	Sub-clock	PULL register A	(15)
P71/XCIN		individual bits	input level CMOS 3-state output	generating circuit I/O	CPU mode register	(16)
COM0-COM3	Common	Output	LCD common output		LCD mode register	(17)
SEG0-SEG11	Segment	Output	LCD segment output			(18)

Notes1: How to use double-function ports as function I/O ports, refer to the applicable sections.



<sup>2:</sup> Make sure that the input level at each pin is either 0 V or Vcc during execution of the STP instruction. When an input level is at an intermediate potential, a current will flow Vcc to Vss through the input-stage gate.




Fig. 15 Port block diagram (1)




Fig. 16 Port block diagram (2)






Fig. 17 Port block diagram (3)

#### **INTERRUPTS**

Interrupts occur by seventeen sources: eight external, eight internal, and one software.

# **Interrupt Control**

Each interrupt is controlled by an interrupt request bit, an interrupt enable bit, and the interrupt disable flag except for the software interrupt set by the BRK instruction. An interrupt occurs if the corresponding interrupt request and enable bits are "1" and the interrupt disable flag is "0".

Interrupt enable bits can be set or cleared by software.

Interrupt request bits can be cleared by software, but cannot be set by software.

The BRK instruction cannot be disabled with any flag or bit. The I flag disables all interrupts except the BRK instruction interrupt. When several interrupts occur at the same time, the interrupts are received according to priority.

# **Interrupt Operation**

Upon acceptance of an interrupt the following operations are automatically performed:

 The contents of the program counter and processor status register are automatically pushed onto the stack.

- The interrupt disable flag is set and the corresponding interrupt request bit is cleared.
- The interrupt jump destination address is read from the vector table into the program counter.

#### ■Notes on interrupts

When setting the followings, the interrupt request bit may be set to "1"  $\,$ 

•When setting external interrupt active edge

Related register: Interrupt edge selection register (address 3A<sub>16</sub>)

Timer X mode register (address 2716)

Timer Y mode register (address 2816)

•When switching interrupt sources of an interrupt vector address where two or more interrupt sources are allocated

Related register: A-D control regsiter (address 3416)

When not requiring for the interrupt occurrence synchronized with these setting, take the following sequence.

- ①Set the corresponding interrupt enable bit to "0" (disabled).
- ②Set the interrupt edge select bit or the interrupt source select bit to "1".
- Set the corresponding interrupt request bit to "0" after 1 or more instructions have been executed.
- Set the corresponding interrupt enable bit to "1" (enabled).

Table 10 Interrupt vector addresses and priority

Interrupt Source	Priority	Vector Addres	sses (Note 1)	Interrupt Request	Remarks	
interrupt Source	Filolity	High	Low	Generating Conditions	Remarks	
Reset (Note 2)	1	FFFD16	FFFC16	At reset	Non-maskable	
INT <sub>0</sub>	2	FFFB16	FFFA16	At detection of either rising or falling edge of INTo input	External interrupt (active edge selectable)	
INT1	3	FFF916	FFF816	At detection of either rising or falling edge of INT1 input	External interrupt (active edge selectable)	
Serial I/O reception	4	FFF716	FFF616	At completion of serial I/O data reception	Valid when serial I/O is selected	
Serial I/O transmission	5	FFF516	FFF416	At completion of serial I/O trans- mit shift or when transmission buffer is empty	Valid when serial I/O is selected	
Timer X	6	FFF316	FFF216	At timer X underflow		
Timer Y	7	FFF116	FFF016	At timer Y underflow		
Timer 2	8	FFEF16	FFEE16	At timer 2 underflow		
Timer 3	9	FFED16	FFEC16	At timer 3 underflow		
CNTR <sub>0</sub>	10	FFEB16	FFEA16	At detection of either rising or falling edge of CNTRo input	External interrupt (active edge selectable)	
CNTR <sub>1</sub>	11	FFE916	FFE816	At detection of either rising or falling edge of CNTR1 input	External interrupt (active edge selectable)	
Timer 1	12	FFE716	FFE616	At timer 1 underflow		
INT2	13	FFE516	FFE416	At detection of either rising or falling edge of INT2 input	External interrupt (active edge selectable)	
INT3	14	FFE316	FFE216	At detection of either rising or falling edge of INT3 input	External interrupt (active edge selectable)	
Key input (Key-on wake-up)	15	FFE116	FFE016	At falling of conjunction of input level for port P2 (at input mode)	External interrupt (Valid at falling)	
ADT	16	FFDF16	FFDE16	At falling of ADT input	Valid when ADT interrupt is selected, External interrupt (Valid at falling)	
A-D conversion				At completion of A-D conversion	Valid when A-D interrupt is selected	
BRK instruction	17	FFDD16	FFDC16	At BRK instruction execution	Non-maskable software interrupt	

Notes1: Vector addresses contain interrupt jump destination addresses.

2: Reset function in the same way as an interrupt with the highest priority.






Fig. 18 Interrupt control




Fig. 19 Structure of interrupt-related registers



# **Key Input Interrupt (Key-on wake-up)**

A Key-on wake-up interrupt request is generated by applying a falling edge to any pin of port P2 that have been set to input mode. In other words, it is generated when AND of input level goes from

"1" to "0". An example of using a key input interrupt is shown in Figure 20, where an interrupt request is generated by pressing one of the keys consisted as an active-low key matrix which inputs to ports P20–P23.




Fig. 20 Connection example when using key input interrupt and port P2 block diagram



#### **TIMERS**

The 3822 group has five timers: timer X, timer Y, timer 1, timer 2, and timer 3. Timer X and timer Y are 16-bit timers, and timer 1, timer 2, and timer 3 are 8-bit timers.

All timers are down count timers. When the timer reaches "0016", an underflow occurs at the next count pulse and the corresponding timer latch is reloaded into the timer and the count is continued. When a timer underflows, the interrupt request bit cor-

responding to that timer is set to "1".

Read and write operation on 16-bit timer must be performed for both high and low-order bytes. When reading a 16-bit timer, read the high-order byte first. When writing to a 16-bit timer, write the low-order byte first. The 16-bit timer cannot perform the correct operation when reading during the write operation, or when writing during the read operation.




Fig. 21 Timer block diagram



#### Timer X

Timer X is a 16-bit timer that can be selected in one of four modes and can be controlled the timer X write and the real time port by setting the timer X mode register.

# (1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

# (2) Pulse Output Mode

Each time the timer underflows, a signal output from the CNTR0 pin is inverted. Except for this, the operation in pulse output mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to output mode.

# (3) Event Counter Mode

The timer counts signals input through the CNTR<sub>0</sub> pin. Except for this, the operation in event counter mode is the same

except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P54 direction register to input mode.

# (4) Pulse Width Measurement Mode

The count source is f(XIN)/16 (or f(XCIN)/16 in low-speed mode). If CNTRo active edge switch bit is "0", the timer counts while the input signal of CNTRo pin is at "H". If it is "1", the timer counts while the input signal of CNTRo pin is at "L". When using a timer in this mode, set the corresponding port P54 direction register to input mode.

#### ●Timer X write control

If the timer X write control bit is "0", when the value is written in the address of timer X, the value is loaded in the timer X and the latch at the same time.

If the timer X write control bit is "1", when the value is written in the address of timer X, the value is loaded only in the latch. The value in the latch is loaded in timer X after timer X underflows.

If the value is written in latch only, when writing in the timer latch at the timer underflow, the value is set in the timer and the latch at one time. Additionally, unexpected value may be set in the high-order counter when the writing in high-order latch and the underflow of timer X are performed at the same timing.

#### ●Real time port control

While the real time port function is valid, data for the real time port are output from ports P52 and P53 each time the timer X underflows. (However, after rewriting a data for real time port, if the real time port control bit is changed from "0" to "1", data are output independent of the timer X operation.) If the data for the real time port is changed while the real time port function is valid, the changed data are output at the next underflow of timer X. Before using this function, set the corresponding port direction registers to output mode.

# ■Note on CNTR<sub>0</sub> interrupt active edge selection

CNTR0 interrupt active edge depends on the CNTR0 active edge switch bit.




Fig. 22 Structure of timer X mode register



#### Timer Y

Timer Y is a 16-bit timer that can be selected in one of four modes.

# (1) Timer Mode

The timer counts f(XIN)/16 (or f(XCIN)/16 in low-speed mode).

# (2) Period Measurement Mode

CNTR1 interrupt request is generated at rising/falling edge of CNTR1 pin input signal. Simultaneously, the value in timer Y latch is reloaded in timer Y and timer Y continues counting down. Except for the above-mentioned, the operation in period measurement mode is the same as in timer mode.

The timer value just before the reloading at rising/falling of CNTR1 pin input signal is retained until the timer Y is read once after the reload

The rising/falling timing of CNTR1 pin input signal is found by CNTR1 interrupt. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

# (3) Event Counter Mode

The timer counts signals input through the CNTR1 pin.

Except for this, the operation in event counter mode is the same as in timer mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

# (4) Pulse Width HL Continuously Measurement Mode

CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal. Except for this, the operation in pulse width HL continuously measurement mode is the same as in period measurement mode. When using a timer in this mode, set the corresponding port P55 direction register to input mode.

# ■Note on CNTR1 interrupt active edge selection

CNTR1 interrupt active edge depends on the CNTR1 active edge switch bit. However, in pulse width HL continuously measurement mode, CNTR1 interrupt request is generated at both rising and falling edges of CNTR1 pin input signal regardless of the setting of CNTR1 active edge switch bit.




Fig. 23 Structure of timer Y mode register



# Timer 1, Timer 2, Timer 3

Timer 1, timer 2, and timer 3 are 8-bit timers. The count source for each timer can be selected by timer 123 mode register. The timer latch value is not affected by a change of the count source. However, because changing the count source may cause an inadvertent count down of the timer, rewrite the value of timer whenever the count source is changed.

#### ●Timer 2 write control

If the timer 2 write control bit is "0", when the value is written in the address of timer 2, the value is loaded in the timer 2 and the latch at the same time.

If the timer 2 write control bit is "1", when the value is written in the address of timer 2, the value is loaded only in the latch. The value in the latch is loaded in timer 2 after timer 2 underflows.

#### ●Timer 2 output control

When the timer 2 (TOUT) is output enabled, an inversion signal from the TOUT pin is output each time timer 2 underflows.

In this case, set the port shared with the TouT pin to the output mode.

#### ■Notes on timer 1 to timer 3

When the count source of timer 1 to 3 is changed, the timer counting value may be changed large because a thin pulse is generated in count input of timer . If timer 1 output is selected as the count source of timer 2 or timer 3, when timer 1 is written, the counting value of timer 2 or timer 3 may be changed large because a thin pulse is generated in timer 1 output.

Therefore, set the value of timer in the order of timer 1, timer 2 and timer 3 after the count source selection of timer 1 to 3.




Fig. 24 Structure of timer 123 mode register



#### SERIAL I/O

Serial I/O can be used as either clock synchronous or asynchronous (UART) serial I/O. A dedicated timer (baud rate generator) is also provided for baud rate generation.

# (1) Clock Synchronous Serial I/O Mode

Clock synchronous serial I/O can be selected by setting the mode selection bit of the serial I/O control register to "1".

For clock synchronous serial I/O, the transmitter and the receiver must use the same clock. If an internal clock is used, transfer is started by a write signal to the transmit/receive buffer register.




Fig. 25 Block diagram of clock synchronous serial I/O




Fig. 26 Operation of clock synchronous serial I/O function



# (2) Asynchronous Serial I/O (UART) Mode

Clock asynchronous serial I/O mode (UART) can be selected by clearing the serial I/O mode selection bit of the serial I/O control register to "0".

Eight serial data transfer formats can be selected, and the transfer formats used by a transmitter and receiver must be identical.

The transmit and receive shift registers each have a buffer regis-

ter, but the two buffers have the same address in memory. Since the shift register cannot be written to or read from directly, transmit data is written to the transmit buffer, and receive data is read from the receive buffer.

The transmit buffer can also hold the next data to be transmitted, and the receive buffer register can hold a character while the next character is being received.




Fig. 27 Block diagram of UART serial I/O




Fig. 28 Operation of UART serial I/O function



# [Transmit Buffer/Receive Buffer Register (TB/RB)] 001816

The transmit buffer register and the receive buffer register are located at the same address. The transmit buffer register is write-only and the receive buffer register is read-only. If a character bit length is 7 bits, the MSB of data stored in the receive buffer register is "0".

# [Serial I/O Status Register (SIOSTS)] 001916

The read-only serial I/O status register consists of seven flags (bits 0 to 6) which indicate the operating status of the serial I/O function and various errors.

Three of the flags (bits 4 to 6) are valid only in UART mode.

The receive buffer full flag (bit 1) is cleared to "0" when the receive buffer is read

If there is an error, it is detected at the same time that data is transferred from the receive shift register to the receive buffer register, and the receive buffer full flag is set. A write to the serial I/O status register clears all the error flags OE, PE, FE, and SE. Writing "0" to the serial I/O enable bit (SIOE) also clears all the status flags, including the error flags.

All bits of the serial I/O status register are initialized to "0" at reset, but if the transmit enable bit (bit 4) of the serial I/O control register has been set to "1", the transmit shift register shift completion flag (bit 2) and the transmit buffer empty flag (bit 0) become "1".

# [Serial I/O Control Register (SIOCON)] 001A16

The serial I/O control register contains eight control bits for the serial I/O function.

# [UART Control Register (UARTCON)]001B16

The UART control register consists of four control bits (bits 0 to 3) which are valid when asynchronous serial I/O is selected and set the data format of an data transfer. One bit in this register (bit 4) is always valid and sets the output structure of the P45/TxD pin.

### [Baud Rate Generator (BRG)] 001C16

The baud rate generator determines the baud rate for serial transfer

The baud rate generator divides the frequency of the count source by 1/(n + 1), where n is the value written to the baud rate generator.

#### ■Notes on serial I/O

When setting the transmit enable bit to "1", the serial I/O transmit interrupt request bit is automatically set to "1". When not requiring the interrupt occurrence synchronized with the transmission enabled, take the following sequence.

- ①Set the serial I/O transmit interrupt enable bit to "0" (disabled).
- 2Set the transmit enable bit to "1".






Fig. 29 Structure of serial I/O control registers



# A-D CONVERTER [A-D Conversion Register (AD)] 003516

The A-D conversion register is a read-only register that contains the result of an A-D conversion. When reading this register during an A-D conversion, the previous conversion result is read.

# [A-D Control Register (ADCON)] 003416

The A-D control register controls the A-D conversion process. Bits 0 to 2 of this register select specific analog input pins. Bit 3 signals the completion of an A-D conversion. The value of this bit remains at "0" during an A-D conversion, then changes to "1" when the A-D conversion is completed. Writing "0" to this bit starts the A-D conversion. Bit 4 controls the transistor which breaks the through current of the resistor ladder. When bit 5, which is the AD external trigger valid bit, is set to "1", this bit enables A-D conversion even by a falling edge of an ADT input. Set ports which share with ADT pins to input when using an A-D external trigger.

# [Comparison Voltage Generator]

The comparison voltage generator divides the voltage between AVss and VREF by 256, and outputs the divided voltages.

# [Channel Selector]

The channel selector selects one of the input ports P67/AN7–P60/AN0, and inputs it to the comparator.

# [Comparator and Control Circuit]

The comparator and control circuit compares an analog input voltage with the comparison voltage and stores the result in the A-D conversion register. When an A-D conversion is completed, the control circuit sets the AD conversion completion bit and the AD interrupt request bit to "1".

Note that the comparator is constructed linked to a capacitor, so set f(XIN) to at least 500 kHz during A-D conversion.

Use the clock divided from the main clock XIN as the internal clock  $\ensuremath{^{\text{th}}}$ 




Fig. 30 Structure of A-D control register




Fig. 31 A-D converter block diagram



#### LCD DRIVE CONTROL CIRCUIT

The 3822 group has the built-in Liquid Crystal Display (LCD) drive control circuit consisting of the following.

- ●LCD display RAM
- Segment output enable register
- ●LCD mode register
- Selector
- Timing controller
- Common driver
- Segment driver
- Bias control circuit

A maximum of 32 segment output pins and 4 common output pins can be used.

Up to 128 pixels can be controlled for LCD display. When the LCD

enable bit is set to "1" after data is set in the LCD mode register, the segment output enable register and the LCD display RAM, the LCD drive control circuit starts reading the display data automatically, performs the bias control and the duty ratio control, and displays the data on the LCD panel.

Table 11 Maximum number of display pixels at each duty ratio

Duty ratio	Maximum number of display pixel	
2	64 dots	
	or 8 segment LCD 8 digits	
3	96 dots	
	or 8 segment LCD 12 digits	
4	128 dots	
4	or 8 segment LCD 16 digits	




Fig. 32 Structure of segment output enable register and LCD mode register






Fig. 33 Block diagram of LCD controller/driver



# Bias Control and Applied Voltage to LCD Power Input Pins

To the LCD power input pins (VL1-VL3), apply the voltage shown in Table 12 according to the bias value.

Select a bias value by the bias control bit (bit 2 of the LCD mode register).

# **Common Pin and Duty Ratio Control**

The common pins (COMo-COM3) to be used are determined by duty ratio.

Select duty ratio by the duty ratio selection bits (bits 0 and 1 of the LCD mode register).

### Table 12 Bias control and applied voltage to VL1-VL3

	Bias value	Voltage value		
		VL3=VLCD		
	1/3 bias	VL2=2/3 VLCD		
		VL1=1/3 VLCD		
	1/2 bias	VL3=VLCD		
-		VL2=VL1=1/2 VLCD		

Note 1:  $\mbox{VLCD}$  is the maximum value of supplied voltage for the LCD panel.

Table 13 Duty ratio control and common pins used

Duty	Duty ratio s	selection bit	Common pins used
ratio	Bit 1	Bit 0	Common pins used
2	0	1	COM <sub>0</sub> , COM <sub>1</sub> (Note 1)
3	1	0	COM0-COM2 (Note 2)
4	1	1	COMo-COM3

 $\textbf{Notes1:} \ \mathsf{COM2} \ \mathsf{and} \ \mathsf{COM3} \ \mathsf{are} \ \mathsf{open}.$ 

2: COM3 is open.




Fig. 34 Example of circuit at each bias



# **LCD Display RAM**

Address 004016 to 004F16 is the designated RAM for the LCD display. When "1" are written to these addresses, the corresponding segments of the LCD display panel are turned on.

# **LCD Drive Timing**

The LCDCK timing frequency (LCD drive timing) is generated internally and the frame frequency can be determined with the following equation;

$$f(LCDCK) = \frac{(frequency of count source for LCDCK)}{(divider division ratio for LCD)}$$

Frame frequency = 
$$\frac{f(LCDCK)}{(duty ratio)}$$

Bit Address         7         6         5         4         3         2         1         0           004016         SEG1         SEG0         SEG0         SEG0         SEG2         SEG2         SEG2         SEG2         SEG4         SEG2         SEG4         SEG6         SEG4         SEG6         SEG6         SEG6         SEG6         SEG6         SEG6         SEG6         SEG6         SEG8         SEG6         SEG8         SEG8         SEG8         SEG8         SEG8         SEG8         SEG8         SEG10         SEG10         SEG11         SEG11         SEG12         SEG12         SEG14         SEG14         SEG14         SEG14         SEG16         SEG16         SEG18         SEG20         SEG20         SEG20         SEG21         SEG22         SEG22         SEG22         SEG24         SEG22         SEG24         SEG24         SEG26         SEG28         SEG28         SEG28         SEG28         SEG30         SEG30         SEG30         SEG30         SEG30         SEG30         SEG30         SEG30         SEG30         SEG30									
004116         SEG3         SEG2           004216         SEG5         SEG4           004316         SEG7         SEG6           004416         SEG9         SEG8           004516         SEG11         SEG10           004616         SEG13         SEG12           004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30		7	6	5	4	3	2	1	0
004116         SEG3         SEG2           004216         SEG5         SEG4           004316         SEG7         SEG6           004416         SEG9         SEG8           004516         SEG11         SEG10           004616         SEG13         SEG12           004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004016		SE	G1			SE	G0	
004316         SEG7         SEG6           004416         SEG9         SEG8           004516         SEG11         SEG10           004616         SEG13         SEG12           004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004116						SE	G2	
004416         SEG9         SEG8           004516         SEG11         SEG10           004616         SEG13         SEG12           004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004216		SE	:G5			SE	G4	
004516         SEG11         SEG10           004616         SEG13         SEG12           004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004316		SE	:G7			SE	G6	
004616         SEG13         SEG12           004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004416		SE	: <b>G</b> 9			SE	G8	
004716         SEG15         SEG14           004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004516		SE	G11			SE	G10	
004816         SEG17         SEG16           004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004616		SEG13				SE	G12	
004916         SEG19         SEG18           004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004716		SE	G15			SE	G14	
004A16         SEG21         SEG20           004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004816		SEG17				SE	G16	
004B16         SEG23         SEG22           004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004916		SEG19				SE	G18	
004C16         SEG25         SEG24           004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004A16		SE	G21			SE	G20	
004D16         SEG27         SEG26           004E16         SEG29         SEG28           004F16         SEG31         SEG30	004B16		SE	G23			SE	G22	
004E16         SEG29         SEG28           004F16         SEG31         SEG30	004C16		SE	G25		SEG24			
004F16 SEG31 SEG30	004D16		SE	G27		SEG26			
	004E16		SEG29			SEG28			
COM3 COM2 COM1 COM0 COM3 COM2 COM1 COM	004F16		SEG31			SEG30			
		СОМз	COM2	COM1	COM <sub>0</sub>	СОМз	COM2	COM1	СОМ

Fig. 35 LCD display RAM map




Fig. 36 LCD drive waveform (1/2 bias)






Fig. 37 LCD drive waveform (1/3 bias)



# $\boldsymbol{\varphi}$ CLOCK SYSTEM OUTPUT FUNCTION

The internal system clock  $\phi$  can be output from port P41 by setting the  $\phi$  output control register. Set bit 1 of the port P4 direction register to "1" when outputting  $\phi$  clock.




Fig. 38 Structure of  $\phi$  output control register

#### **RESET CIRCUIT**

To reset the microcomputer,  $\overline{\text{RESET}}$  pin should be held at an "L" level for 2 µs or more. Then the  $\overline{\text{RESET}}$  pin is returned to an "H" level (the power source voltage should be between Vcc(min.) and 5.5 V, and the quartz-crystal oscillator should be stable), reset is released. After the reset is completed, the program starts from the address contained in address FFFD16 (high-order byte) and address FFFC16 (low-order byte). Make sure that the reset input voltage meets VIL spec. when a power source voltage passes Vcc(min.).




Fig. 39 Reset Circuit Example




Fig. 40 Reset Sequence



22	(1)	Port P0 direction register	000116	0016
33   Port P2 direction register   000516   0016	(2)	<u>-</u>	000316	0016
(4)         Port P4 direction register         000916         0016           (5)         Port P5 direction register         000B16         0016           (6)         Port P6 direction register         000D16         0016           (7)         Port P7 direction register         000F16         0016           (8)         PULL register A         001616         0 0 0 0 1 0 1 0 1 1           (9)         PULL register B         001716         0016           (10)         Sirial I/O control register         00146         0 0 0 0 0 0 0 0 0 0           (11)         Sirial I/O control register         001816         1 0 0 0 0 0 0 0 0 0 0 0            (11)         Jarre X(Low)         002016         FF16           (12)         UART control register         001816         1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	(3)	<u> </u>	000516	0016
(5) Port P5 direction register			000916	0016
(6) Port P6 direction register		· ·	000B16	0016
(7) Port P7 direction register		· ·	000D16	0016
(8)   PULL register A   001616   0   0   0   0   1   0   1   1   1   1		· ·	000F16	0016
(9) PULL register B (10) Sirial I/O status register (11) Sirial I/O control register (12) UART control register (13) Timer X(Low) (14) Timer X(High) (15) Timer Y(Low) (16) Timer Y(High) (17) Timer 1 (18) Timer 2 (19) Timer 3 (20) Timer X mode register (21) Timer Y mode register (22) Timer 123 mode register (23) \$\phi\$ output control register (24) A-D control register (25) Segment output enable register (26) LCD mode register (27) Interrupt edge selection register (28) CPU mode register 1 (29) Interrupt request register 2 (29) Interrupt request register 1 (20) Interrupt control register 2 (20) Interrupt control register 1 (20) Interrupt control register 2 (21) Interrupt control register 1 (22) Interrupt control register 1 (23) Interrupt control register 1 (24) A-D control register (25) Segment output enable register (26) LCD mode register (27) Interrupt request register (28) CPU mode register (29) Interrupt request register (20) (29) (29) Interrupt request register (20) (29) (29) (29) (29) (29) (29) (29) (29	(8)	· ·	001616	0 0 0 0 1 0 1 1
(10)   Sirial I/O status register   001916   1   0   0   0   0   0   0   0   0   0	-	•	001716	0016
11   Sirial I/O control register   001A16   0016	-	•	001916	1 0 0 0 0 0 0 0
(12)       UART control register       001B16       1       1       1       0        0       0       0       0       0       0       0       0       0       0       0       0       0       0       0        0       0       0       0       0       0       0       0       0       0       0       0       0       0       0        0       0       0       0       0       0       0       0       0       0       0       0       0       0       0	-	<u> </u>	001A16	0016
(13) Timer X(Low) 002016 FF16 (14) Timer X(High) 002116 FF16 (15) Timer Y(Low) 002216 FF16 (16) Timer Y(High) 002316 FF16 (17) Timer 1 002416 FF16 (18) Timer 2 002516 0116 (19) Timer 3 002616 FF16 (20) Timer X mode register 002716 0016 (21) Timer Y mode register 002816 0016 (22) Timer 123 mode register 002916 0016 (23) \$\phi\$ output control register 002416 (24) A-D control register 003416 0 0 0 0 1 0 0 0 0 (25) Segment output enable register 003816 0016 (26) LCD mode register 003816 0016 (27) Interrupt edge selection register 003816 0016 (28) CPU mode register 003816 0016 (29) Interrupt request register 1 003C16 0016 (29) Interrupt request register 2 003D16 (30) Interrupt request register 1 003C16 0016 (31) Interrupt control register 2 003D16 (32) Interrupt control register 2 003F16 0016 (33) Processor status register (PS) X X X X X X 1 X X (SA) Program counter (PCH)	-	· ·	001B16	1   1   1   0   0   0   0   0
Timer X(High)	(13)	•	002016	FF16
(15) Timer Y(Low)		, ,	002116	FF16
Timer Y(High)	-	· - ·	002216	FF16
Timer 1			002316	FF16
Timer 2		· - ·	002416	FF16
Timer 3	-		002516	0116
(20) Timer X mode register			002616	FF16
(21) Timer Y mode register			002716	0016
(22) Timer 123 mode register		•	002816	0016
(23)		•	002916	0016
(24)       A-D control register       003416       0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	-	<u> </u>	002A16	0016
(25)       Segment output enable register       003816       0016         (26)       LCD mode register       003916       0016         (27)       Interrupt edge selection register       003A16       0016         (28)       CPU mode register       003B16       0 1 0 0 1 0 0 0 0         (29)       Interrupt request register 1       003C16       0016         (30)       Interrupt request register 2       003D16       0016         (31)       Interrupt control register 1       003E16       0016         (32)       Interrupt control register 2       003F16       0016         (33)       Processor status register       (PS)       X	-	•	003416	0   0   0   0   1   0   0   0
(26)       LCD mode register       003916       0016         (27)       Interrupt edge selection register       003A16       0016         (28)       CPU mode register       003B16       0 1 0 0 1 0 0 0         (29)       Interrupt request register 1       003C16       0016         (30)       Interrupt request register 2       003D16       0016         (31)       Interrupt control register 1       003E16       0016         (32)       Interrupt control register 2       003F16       0016         (33)       Processor status register       (PS)       X	-	<u>~</u>	003816	0016
(27) Interrupt edge selection register       003A16       0016         (28) CPU mode register       003B16       0 1 0 0 1 0 0 0         (29) Interrupt request register 1       003C16       0016         (30) Interrupt request register 2       003D16       0016         (31) Interrupt control register 1       003E16       0016         (32) Interrupt control register 2       003F16       0016         (33) Processor status register       (PS)       X X X X X X X X X X X X X X X X X X X		· ·	003916	0016
(28)       CPU mode register       003B16       0 1 0 0 1 0 0 0         (29)       Interrupt request register 1       003C16       0016         (30)       Interrupt request register 2       003D16       0016         (31)       Interrupt control register 1       003E16       0016         (32)       Interrupt control register 2       003F16       0016         (33)       Processor status register       (PS)       X       X       X       X       X       X       X       X         (34)       Program counter       (PCH)       Contents of address FFFD16	-	· ·	003A16	0016
(29) Interrupt request register 1       003C16       0016         (30) Interrupt request register 2       003D16       0016         (31) Interrupt control register 1       003E16       0016         (32) Interrupt control register 2       003F16       0016         (33) Processor status register       (PS) X X X X X X X X X X X X X X X X X X X		, ,	003B16	0   1   0   0   1   0   0   0
(30)         Interrupt request register 2         003D16         0016           (31)         Interrupt control register 1         003E16         0016           (32)         Interrupt control register 2         003F16         0016           (33)         Processor status register         (PS)         X <t< td=""><td></td><td><u> </u></td><td>003C16</td><td>0016</td></t<>		<u> </u>	003C16	0016
(31) Interrupt control register 1         003E16         0016           (32) Interrupt control register 2         003F16         0016           (33) Processor status register         (PS) X X X X X X X X X X X X X X X X X X X		, ,	003D16	0016
(32) Interrupt control register 2 003F16 0016  (33) Processor status register (PS) X X X X X 1 X X X (ST) Contents of address FFFD16			003E16	0016
(33) Processor status register (PS) X X X X X 1 X X (S4) Program counter (PCH) Contents of address FFFD16		•	003F16	0016
(34) Program counter (PCH) Contents of address FFFD16		•	(PS)	x   x   x   x   x   1   x   x
		•	` ' =	Contents of address FFFD16
(· <del>-</del> -/	` .	-3	(PCL)	Contents of address FFFC16

Fig. 41 Initial status of microcomputer after reset



#### **CLOCK GENERATING CIRCUIT**

The 3822 group has two built-in oscillation circuits. An oscillation circuit can be formed by connecting a resonator between XIN and XOUT (XCIN and XCOUT). Use the circuit constants in accordance with the resonator manufacturer's recommended values. No external resistor is needed between XIN and XOUT since a feed-back resistor exists on-chip. However, an external feed-back resistor is needed between XCIN and XCOUT.

To supply a clock signal externally, input it to the XIN pin and make the XOUT pin open. The sub-clock XCIN-XCOUT oscillation circuit cannot directly input clocks that are externally generated. Accordingly, be sure to cause an external resonator to oscillate.

Immediately after poweron, only the XIN oscillation circuit starts oscillating, and XCIN and XCOUT pins function as I/O ports.

# Frequency Control (1) Middle-speed Mode

The internal clock  $\phi$  is the frequency of XIN divided by 8. After reset, this mode is selected.

# (2) High-speed Mode

The internal clock  $\phi$  is half the frequency of XIN.

### (3) Low-speed Mode

- The internal clock  $\phi$  is half the frequency of XCIN.
- A low-power consumption operation can be realized by stopping the main clock XIN in this mode. To stop the main clock, set bit 5 of the CPU mode register to "1".

When the main clock XIN is restarted, set enough time for oscillation to stabilize by programming.

Note: If you switch the mode between middle/high-speed and low-speed, stabilize both XIN and XCIN oscillations. The sufficient time is required for the sub-clock to stabilize, especially immediately after poweron and at returning from stop mode. When switching the mode between middle/high-speed and low-speed, set the frequency on condition that f(XIN) > 3f(XCIN).

# Oscillation Control (1) Stop Mode

If the STP instruction is executed, the internal clock  $\varphi$  stops at an "H" level, and XIN and XCIN oscillators stop. Timer 1 is set to "FF16" and timer 2 is set to "0116".

Either XIN or XCIN divided by 16 is input to timer 1 as count source, and the output of timer 1 is connected to timer 2. The bits of the timer 123 mode register except bit 4 are cleared to "0". Set the timer 1 and timer 2 interrupt enable bits to disabled ("0") before executing the STP instruction. Oscillator restarts at reset or when an external interrupt is received, but the internal clock  $\varphi$  is not supplied to the CPU until timer 2 underflows. This allows timer for the clock circuit oscillation to stabilize.

#### (2) Wait Mode

If the WIT instruction is executed, the internal clock  $\phi$  stops at an "H" level. The states of XIN and XCIN are the same as the state before the executing the WIT instruction. The internal clock restarts at reset or when an interrupt is received. Since the oscillator does not stop, normal operation can be started immediately after the clock is restarted.




Fig. 42 Ceramic resonator circuit




Fig. 43 External clock input circuit






Fig.44 Clock generating circuit block diagram




Fig. 45 State transitions of system clock

# NOTES ON PROGRAMMING Processor Status Register

The contents of the processor status register (PS) after a reset are undefined, except for the interrupt disable flag (I) which is "1". After a reset, initialize flags which affect program execution.

In particular, it is essential to initialize the index X mode (T) and the decimal mode (D) flags because of their effect on calculations.

### Interrupt

The contents of the interrupt request bits do not change immediately after they have been written. After writing to an interrupt request register, execute at least one instruction before performing a BBC or BBS instruction.

#### **Decimal Calculations**

- To calculate in decimal notation, set the decimal mode flag (D) to "1", then execute an ADC or SBC instruction. After executing an ADC or SBC instruction, execute at least one instruction before executing a SEC, CLC, or CLD instruction.
- In decimal mode, the values of the negative (N), overflow (V), and zero (Z) flags are invalid.

#### **Timers**

If a value n (between 0 and 255) is written to a timer latch, the frequency division ratio is 1/(n + 1).

#### **Multiplication and Division Instructions**

The index mode (T) and the decimal mode (D) flags do not affect the MUL and DIV instruction.

The execution of these instructions does not change the contents of the processor status register.

### **Ports**

The contents of the port direction registers cannot be read.

The following cannot be used:

- The data transfer instruction (LDA, etc.)
- The operation instruction when the index X mode flag (T) is "1"
- The addressing mode which uses the value of a direction register as an index
- The bit-test instruction (BBC or BBS, etc.) to a direction register
- The read-modify-write instruction (ROR, CLB, or SEB, etc.) to a direction register

Use instructions such as LDM and STA, etc., to set the port direction registers.

#### Serial I/O

In clock synchronous serial I/O, if the receive side is using an external clock and it is to output the  $\overline{SRDY}$  signal, set the transmit enable bit, the receive enable bit, and the  $\overline{SRDY}$  output enable bit to "1".

Serial I/O continues to output the final bit from the TxD pin after transmission is completed.

#### **A-D Converter**

The comparator uses internal capacitors whose charge will be lost if the clock frequency is too low.

Make sure that f(XIN) is at least 500 kHz during an A-D conversion

Do not execute the STP or WIT instruction during an A-D conversion

#### **Instruction Execution Time**

The instruction execution time is obtained by multiplying the frequency of the internal clock  $\phi$  by the number of cycles needed to execute an instruction.

The number of cycles required to execute an instruction is shown in the list of machine instructions.

The frequency of the internal clock  $\phi$  is half of the XIN frequency.



#### **DATA REQUIRED FOR MASK ORDERS**

The following are necessary when ordering a mask ROM production:

- 1.Mask ROM Order Confirmation Form\*
- 2.Mark Specification Form\*
- 3.Data to be written to ROM, in EPROM form (three identical copies) or one floppy disk
- \*For the mask ROM confirmation and the mark specifications, refer to the "Mitsubishi MCU Technical Information" Homepage (http://www.infomicom.mesc.co.jp/).

#### **ROM PROGRAMMING METHOD**

The built-in PROM of the blank One Time PROM version and built-in EPROM version can be read or programmed with a general-purpose PROM programmer using a special programming adapter. Set the address of PROM programmer in the user ROM area.

Table 14 Programming adapter

Package	Name of Programming Adapter
80P6N-A	PCA4738F-80A
80P6S-A	PCA4738G-80A
80P6Q-A	PCA4738H-80A
80D0	PCA4738L-80A

The PROM of the blank One Time PROM version is not tested or screened in the assembly process and following processes. To ensure proper operation after programming, the procedure shown in Figure 46 is recommended to verify programming.




Fig. 46 Programming and testing of One Time PROM version



Table 15 Absolute maximum ratings (Standard, One Time PROM version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	All voltages are based on Vss.	-0.3 to 7.0	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P34–P37, P40–P47, P50–P57 P60–P67, P70, P71	Output transistors are cut off.	-0.3 to Vcc +0.3	V
Vı	Input voltage VL1	1	-0.3 to VL2	V
Vı	Input voltage VL2		VL1 to VL3	V
Vı	Input voltage VL3		VL2 to VCC +0.3	V
Vı	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage P00-P07, P10-P17	At output port	-0.3 to Vcc +0.3	V
		At segment output	-0.3 to VL3+0.3	V
Vo	Output voltage P34-P37	At segment output	-0.3 to VL3+0.3	V
Vo	Output voltage P20–P27, P41–P47,P50–P57, P60–P67, P70, P71		-0.3 to Vcc +0.3	V
Vo	Output voltage SEG0-SEG11		-0.3 to VL3+0.3	V
Vo	Output voltage Xout		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 125	°C

### Table 16 Recommended operating conditions (Standard, One Time PROM version)

(Vcc = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol			Parameter		Limits		Unit
Syllibol			Farameter	Min.	Тур.	Max.	Offic
			High-speed mode f(XIN) = 8 MHz	4.0	5.0	5.5	
Vcc	Power source voltag	je	Middle-speed mode f(XIN) = 8 MHz	2.5	5.0	5.5	V
			Low-speed mode	2.5	5.0	5.5	
Vss	Power source voltage	ge			0		V
VREF	A-D conversion refe	rence volta	ge	2.0		Vcc	V
AVss	Analog power sourc	e voltage			0		V
VIA	Analog input voltage	AN0-AN7		AVss		Vcc	V
VIH	"H" input voltage		P10-P17,P34-P37, P40, P41, P45, P47, P52, P53, P67,P70,P71 (CM4= 0)	0.7Vcc		Vcc	V
VIH	"H" input voltage	P20-P27,	P42-P44,P46,P50, P51, P54, P55, P57	0.8Vcc		Vcc	V
VIH	"H" input voltage	RESET		0.8Vcc		Vcc	V
VIH	"H" input voltage	XIN		0.8Vcc		Vcc	V
VIL	"L" input voltage		P10-P17,P34-P37, P40, P41, P45, P47, P52, P53, P67,P70,P71 (CM4= 0)	0		0.3 Vcc	V
VIL	"L" input voltage	P20-P27,	P42-P44,P46,P50, P51, P54, P55, P57	0		0.2 Vcc	V
VIL	"L" input voltage	RESET		0		0.2 Vcc	V
VIL	"L" input voltage	XIN		0		0.2 Vcc	V



Table 17 Recommended operating conditions (Standard, One Time PROM version)

(Vcc = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

0		D			Limits		11.2
Symbol		Parameter		Min.	Тур.	Max.	Unit
ΣIOH(peak)	"H" total peak output current	P00-P07, P10	D-P17, P20-P27 (Note 1)			-40	mA
ΣIOH(peak)	"H" total peak output current	P41–P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			-40	mΑ
ΣIOL(peak)	"L" total peak output current	P00-P07, P10	D-P17, P20-P27 <b>(Note 1)</b>			40	mΑ
$\Sigma$ IOL(peak)	"L" total peak output current	P41-P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			40	mΑ
ΣIOH(avg)	"H" total average output current	P00-P07, P10	p-P17, P20-P27 <b>(Note 1)</b>			-20	mΑ
ΣIOH(avg)	"H" total average output current	P41-P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			-20	mΑ
$\Sigma$ IOL(avg)	"L" total average output current	P00-P07, P10	p-P17, P20-P27 <b>(Note 1)</b>			20	mΑ
$\Sigma$ IOL(avg)	"L" total average output current	P41-P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			20	mΑ
IOH(peak)	"H" peak output current	P00-P07, P10	)–P17 <b>(Note 2)</b>			-2	mΑ
IOH(peak)	"H" peak output current	P20–P27, P47 (Note 2)	1–P47, P50–P57, P60–P67, P70, P71			<b>-</b> 5	mA
IOL(peak)	"L" peak output current	P00-P07, P10	)–P17 <b>(Note 2)</b>			5	mA
IOL(peak)	"L" peak output current	P20–P27, P4 <sup>2</sup> (Note 2)	1–P47, P50–P57, P60–P67, P70, P71			10	mA
IOH(avg)	"H" average output current	P00-P07, P10	D-P17 <b>(Note 3)</b>			-1.0	mA
IOH(avg)	"H" average output current	P20–P27, P47 (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			-2.5	mA
IOL(avg)	"L" average output current	P00-P07, P10	D-P17 <b>(Note 3)</b>			2.5	mΑ
IOL(avg)	"L" average output current	P20–P27, P4 <sup>2</sup> (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			5.0	mA
f(CNTR <sub>0</sub> )	Input frequency for timers X and	Υ	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR1)	(duty cycle 50%)		(2.5 V ≤ VCC ≤ 4.0 V)			(2XVCC)-4	MHz
			High-speed mode $(4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$			8.0	MHz
f(XIN)	Main clock input oscillation freque (Note 4)	ency	High-speed mode (2.5 V ≤ Vcc ≤ 4.0 V)			(4XVCC)-8	MHz
			Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation freque	ency (Notes 4,	5)		32.768	50	kHz

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current is an average value measured over 100 ms.
- 4: When the oscillation frequency has a duty cycle of 50 %.
- 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



Table 18 Electrical characteristics (Standard, One Time PROM version)

(Vcc =4.0 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Falametei	rest conditions	Min.	Тур.	Max.	Offic
	"H" output voltage	IOH = -2.5  mA	Vcc-2.0			V
Vон	P00–P07, P10–P17	IOH = -0.6  mA VCC = 2.5  V	Vcc-1.0			V
	(11)	ЮН = -5 mA	Vcc-2.0			V
Vон	"H" output voltage P20–P27, P41–P47, P50–P57, P60–P67,	IOH = -1.25 mA	Vcc-0.5			V
	P70, P71 <b>(Note)</b>	IOH = -1.25  mA VCC = 2.5  V	Vcc-1.0			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.25 mA			0.5	V
	P00-P07, P10-P17	IOL = 1.25 mA VCC = 2.5 V			1.0	V
	"L" output voltage	IOL = 10 mA			2.0	V
VoL	P20–P27, P41–P47, P50–P57, P60–P67,	IOL = 2.5 mA			0.5	V
	P70, P71 <b>(Note)</b>	IOL = 2.5  mA VCC = 2.5  V			1.0	V
VT+ - VT-	Hysteresis INT0-INT3, ADT, CNTR0, CNTR1, P20-P27			0.5		V
VT+ - VT-	Hysteresis SCLK, RXD			0.5		V
VT+ - VT-	Hysteresis RESET	RESET : Vcc = 2.5 V to 5.5 V		0.5		V
Іін	"H" input current P00-P07, P10-P17, P34-P37	VI = VCC Pull-downs "off"			5.0	μА
		VCC = 5 V, VI = VCC Pull-downs "on"	30	70	140	μА
		VCC = 3 V, VI = VCC Pull-downs "on"	6.0	25	45	μА
IIH	"H" input current P20-P27, P40-P47, P50-P57, P60-P67, P70, P71 (Note)	VI = VCC			5.0	μА
IIН	"H" input current RESET	VI = VCC			5.0	μА
Іін	"H" input current XIN	VI = VCC		4.0		μA
IIL	"L" input current P00–P07, P10–P17, P34–P37,P40	VI = VSS			-5.0	μА
lıL	"L" input current	VI = VSS Pull-ups "off"			-5.0	μА
	P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 <b>(Note)</b>	VCC = 5 V, VI = VSS Pull-ups "on"	-30	-70	-140	μА
		Vcc = 3 V, VI = Vss Pull-ups "on"	-6.0	-25	-45	μА
liL	"L" input current RESET	VI = VSS			-5.0	μА
lıL	"L" input current XIN	VI = VSS		-4.0		μА

Note: When "1" is set to port Xc switch bit (bit 4 at address 003B16) of the CPU mode register, the drive ability of port P70 is different from the value above mentioned.



Table 19 Electrical characteristics (Standard, One Time PROM version)

(Vcc = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Doromotor	Test conditions			Limits		Unit
Symbol	Parameter	rest conditions		Min.	Тур.	Max.	Onit
VRAM	RAM retention voltage	At clock stop mode		2.0		5.5	V
		High-speed mode, Vcc = 5 V					
		f(XIN) = 8 MHz					
		f(Xcin) = 32.768 kHz			6.4	13	mA
		Output transistors "off"					
		A-D converter in operating					
		• High-speed mode, VCC = 5 V					
		f(XIN) = 8 MHz (in WIT state)					
		f(Xcin) = 32.768 kHz			1.6	3.2	mA
		Output transistors "off"					
		A-D converter stopped					
		• Low-speed mode, VCC = 5 V, Ta ≤ 55°C					
		f(XIN) = stopped			25	36	μА
		f(XCIN) = 32.768 kHz					
1.	Power source current	Output transistors "off"					
Icc		• Low-speed mode, VCC = 5 V, Ta = 25°C					
		f(XIN) = stopped			7.0	14	μΑ
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		• Low-speed mode, VCC = 3 V, Ta ≤ 55°C					
		f(XIN) = stopped			15	22	μΑ
		f(XCIN) = 32.768 kHz					
		Output transistors "off"					
		• Low-speed mode, VCC = 3 V, Ta = 25°C					
		f(XIN) = stopped			4.5	9.0	μΑ
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		All oscillation stopped	Ta = 25 °C		0.1	1.0	
		(in STP state) Output transistors "off"	Ta = 85 °C			10	μΑ

#### Table 20 A-D converter characteristics (Standard, One Time PROM version)

 $(VCC = 4.0 \text{ to } 5.5 \text{ V}, \text{Vss} = 0 \text{ V}, \text{Ta} = -20 \text{ to } 85 \text{ °C}, \text{ 4 MHz} \leq f(\text{XIN}) \leq 8 \text{ MHz}, \text{middle-/high-speed mode, unless otherwise noted})$ 

Symbol	Doromotor	Test conditions		Unit		
Symbol	Parameter	rest conditions	Min.	Тур.	Max.	Offic
-	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)	VCC = VREF = 5V			±2	LSB
tCONV	Conversion time	f(XIN) = 8 MHz			12.5 (Note)	μs
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μА
lia	Analog port input current				5.0	μΑ

Note: When an internal trigger is used in middle-speed mode, it is 14  $\mu s$ .



Table 21 Timing requirements 1 (Standard, One Time PROM version)

(VCC = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter		Limits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Onit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns
twH(INT)	INTo to INT3 input "H" pulse width	80			ns
twL(INT)	INTo to INT3 input "L" pulse width	80			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	800			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	370			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	370			ns
tsu(RxD-Sclk)	Serial I/O input set up time	220			ns
th(Sclk-RxD)	Serial I/O input hold time	100			ns

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 22 Timing requirements 2 (Standard, One Time PROM version) (Vcc = 2.5 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

O mark at	Description	Lim	nits		1.1
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	500/(Vcc-2)			ns
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	250/(Vcc-2)-20			ns
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	250/(Vcc-2)-20			ns
twH(INT)	INTo to INT3 input "H" pulse width	230			ns
twL(INT)	INTo to INT3 input "L" pulse width	230			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	2000			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	950			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	950			ns
tsu(RxD-Sclк)	Serial I/O input set up time	400			ns
th(Sclk-RxD)	Serial I/O input hold time	200			ns

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).



#### Table 23 Switching characteristics 1 (Standard, One Time PROM version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Doromotor	L		Linit	
Symbol	Parameter	Min.	Тур.	Max.	Unit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-30			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-30			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			140	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			30	ns
tf(Sclk)	Serial I/O clock output falling time			30	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

### Table 24 Switching characteristics 2 (Standard, One Time PROM version)

(VCC = 2.5 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Parameter	L	Unit		
Symbol	Parameter	Min.	Тур.	Max.	Onit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-50			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-50			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			350	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			50	ns
tf(Sclk)	Serial I/O clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".



<sup>2:</sup> XOUT and XCOUT pins are excluded.

<sup>2:</sup> XOUT and XCOUT pins are excluded.

Table 25 Absolute maximum ratings (Extended operating temperature version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	All voltages are based on Vss.	-0.3 to 6.5	V
Vı	Input voltage P00–P07, P10–P17, P20–P27, P34–P37, P40–P47, P50–P57 P60–P67, P70, P71	Output transistors are cut off.	-0.3 to Vcc +0.3	V
VI	Input voltage VL1		-0.3 to VL2	V
Vı	Input voltage VL2		VL1 to VL3	V
VI	Input voltage VL3		VL2 to VCC +0.3	V
VI	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage P00-P07, P10-P17	At output port	-0.3 to Vcc +0.3	V
		At segment output	-0.3 to VL3	V
Vo	Output voltage P34-P37	At segment output	-0.3 to VL3	V
Vo	Output voltage P20–P27, P41–P47,P50–P57, P60–P67, P70, P71		-0.3 to Vcc +0.3	V
Vo	Output voltage SEG0-SEG11		-0.3 to VL3	V
Vo	Output voltage XouT		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-40 to 85	°C
Tstg	Storage temperature		-65 to 150	°C

# Table 26 Recommended operating conditions (Extended operating temperature version)

(Vcc = 2.0 to 5.5 V, Ta = -20 to 85 °C, and Vcc = 3.0 to 5.5 V, Ta = -40 to -20 °C, unless otherwise noted)

Symbol		Parameter			Limits		Unit
Syllibol		Farameter		Min.	Тур.	Max.	Onit
		High-speed mode f(XIN) = 8 MHz		4.0	5.0	5.5	
		Middle-speed mode	Ta = -20 to 85°C	2.0	5.0	5.5	ĺ
Vcc	Power source voltage	e $f(XIN) = 8 MHz$	Ta = -40 to -20°C	3.0	5.0	5.5	V
		Low-speed mode	Ta = -20 to 85°C	2.0	5.0	5.5	ĺ
			Ta = $-40$ to $-20$ °C	3.0	5.0	5.5	
Vss	Power source voltage	е			0		V
VREF	A-D conversion refer	ence voltage		2.0		Vcc	V
AVss	Analog power source	e voltage			0		V
VIA	Analog input voltage	ge AN0-AN7		AVss		Vcc	V
VIH	"H" input voltage	P00-P07, P10-P17,P34-P37, P40, P P56,P60-P67,P70,P71 (CM4 = 0)	41, P45, P47, P52, P53,	0.7Vcc		Vcc	V
ViH	"H" input voltage	P20-P27, P42-P44,P46,P50, P51, P5	54, P55, P57	0.8Vcc		Vcc	V
ViH	"H" input voltage	RESET		0.8Vcc		Vcc	V
ViH	"H" input voltage	XIN		0.8Vcc		Vcc	V
VIL	"L" input voltage	P00-P07, P10-P17, P34-P37, P40, P41, P45, P47, P52, P53, P56, P60-P67, P70, P71 (CM4 = 0)		0		0.3 Vcc	V
VIL	"L" input voltage	P20-P27, P42-P44,P46,P50, P51, P5	54, P55, P57	0		0.2 Vcc	V
VIL	"L" input voltage	RESET	RESET			0.2 Vcc	V
VIL	"L" input voltage	XIN		0		0.2 Vcc	V



Table 27 Recommended operating conditions (Extended operating temperature version)

(Vcc = 2.0 to 5.5 V, Ta = -20 to 85 °C, and Vcc = 3.0 to 5.5 V, Ta = -40 to -20° C, unless otherwise noted)

Ch. a.l		Parameter			Limits		Unit
Symbol		Parameter		Min.	Тур.	Max.	Unit
ΣIOH(peak)	"H" total peak output current	P00-P07, P10	D-P17, P20-P27 (Note 1)			-40	mA
ΣIOH(peak)	"H" total peak output current	P41–P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			-40	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P00-P07, P10	)-P17, P20-P27 <b>(Note 1)</b>			40	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P41–P47, P50	p-P57, P60-P67, P70, P71 <b>(Note 1)</b>			40	mA
$\Sigma$ IOH(avg)	"H" total average output current	P00-P07, P10	p-P17, P20-P27 <b>(Note 1)</b>			-20	mA
$\Sigma$ IOH(avg)	"H" total average output current	P41-P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			-20	mA
$\Sigma \text{IOL}(\text{avg})$	"L" total average output current	P00-P07, P10	D-P17, P20-P27 <b>(Note 1)</b>			20	mA
$\Sigma \text{IOL}(\text{avg})$	"L" total average output current	P41-P47, P50	D-P57, P60-P67, P70, P71 (Note 1)			20	mA
IOH(peak)	"H" peak output current	P00-P07, P10	D-P17 <b>(Note 2)</b>			-2	mA
IOH(peak)	"H" peak output current	P20–P27, P4 <sup>2</sup> (Note 2)	1–P47, P50–P57, P60–P67, P70, P71			-5	mA
IOL(peak)	"L" peak output current	P00-P07, P10	)–P17 <b>(Note 2)</b>			5	mA
IOL(peak)	"L" peak output current	P20–P27, P47 (Note 2)	1–P47, P50–P57, P60–P67, P70, P71			10	mA
IOH(avg)	"H" average output current	P00-P07, P10	D-P17 <b>(Note 3)</b>			-1.0	mA
IOH(avg)	"H" average output current	P20–P27, P4 <sup>2</sup> (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			-2.5	mA
IOL(avg)	"L" average output current	P00-P07, P10	D-P17 <b>(Note 3)</b>			2.5	mA
IOL(avg)	"L" average output current	P20–P27, P47 (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			5.0	mA
f(CNTR <sub>0</sub> )	Input frequency for timers X and	Υ	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR1)	(duty cycle 50%)		(2.0 V ≤ VCC ≤ 4.0 V)			Vcc	MHz
			High-speed mode $(4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$			8.0	MHz
f(XIN)	Main clock input oscillation freque (Note 4)	ency	High-speed mode (2.0 V ≤ Vcc ≤ 4.0 V)			2XVcc	MHz
			Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation freque	ency (Notes 4,	5)		32.768	50	kHz

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value mesured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current is an average value measured over 100 ms.
- 4: When the oscillation frequency has a duty cycle of 50 %.
- 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



Table 28 Electrical characteristics (Extended operating temperature version)

(Vcc = 2.0 to 5.5 V, Ta = -20 to 85 °C, and Vcc = 3.0 to 5.5 V, Ta = -40 to -20 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
Syllibol	Falailletei	rest conditions	Min.	Тур.	Max.	Unit
	"H" output voltage	IOH = -2.5  mA	Vcc-2.0			V
Voн	P00–P07, P10–P17	IOH = -0.6  mA VCC = 3.0  V	Vcc-0.9			V
	(III)	Iон = −5 mA	Vcc-2.0			V
Vон	"H" output voltage P20–P27, P41–P47, P50–P57, P60–P67,	IOH = −1.25 mA	Vcc-0.5			V
	P70, P71 <b>(Note)</b>	IOH = -1.25  mA VCC = 3.0 V	Vcc-0.9			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.25 mA			0.5	V
	P00–P07, P10–P17	IOL = 1.25 mA VCC = 3.0 V			1.1	V
	"L" output voltage	IOL = 10 mA			2.0	V
Vol	P20–P27, P41–P47, P50–P57, P60–P67,	IOL = 2.5  mA			0.5	V
	P70, P71 (Note)	IOL = 2.5  mA VCC = 3.0  V			1.1	V
VT+ - VT-	Hysteresis INT0-INT3, ADT, CNTR0, CNTR1, P20-P27			0.5		V
VT+ - VT-	Hysteresis SCLK, RXD			0.5		V
VT+ - VT-	Hysteresis RESET	RESET : Vcc = 2.0 V to 5.5 V		0.5		V
Іін	"H" input current P00–P07, P10–P17, P34–P37	VI = VCC Pull-downs "off"			5.0	μΑ
		VCC = 5 V, VI = VCC Pull-downs "on"	30	70	170	μА
		VCC = 3 V, VI = VCC Pull-downs "on"	6.0	25	55	μΑ
lін	"H" input current P20-P27, P40-P47, P50-P57, P60-P67, P70, P71 (Note)	VI = VCC			5.0	μА
Іін	"H" input current RESET	VI = VCC			5.0	μА
Іін	"H" input current XIN	VI = VCC		4.0		μΑ
lıL	"L" input current P00-P07, P10-P17, P34-P37,P40	VI = VSS			-5.0	μΑ
I⊩	"L" input current P20-P27, P41-P47, P50-P57, P60-P67,	VI = VSS Pull-ups "off"			-5.0	μΑ
	P70, P71 <b>(Note)</b>	Vcc = 5 V, VI = Vss Pull-ups "on"	-30	-70	-140	μА
		Vcc = 3 V, VI = VSS Pull-ups "on"	-6.0	-25	-45	μΑ
lıL	"L" input current RESET	VI = VSS			-5.0	μΑ
lıL	"L" input current XIN	VI = VSS		-4.0		μA

Note: When "1" is set to port Xc switch bit (bit 4 at address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.



Table 29 Electrical characteristics (Extended operating temperature version)

(Vcc =2.0 to 5.5 V, Ta = -20 to 85 °C, and Vcc = 3.0 to 5.5 V, Ta = -40 to -20 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits		Unit
Symbol	Farameter	Test conditions		Min.	Тур.	Max.	Onit
VRAM	RAM retention voltage	At clock stop mode		2.0		5.5	V
		• High-speed mode, VCC = 5 V					
		f(XIN) = 8 MHz					
		f(XCIN) = 32.768 kHz			6.4	13	mA
		Output transistors "off"					
		A-D converter in operating					
		• High-speed mode, VCC = 5 V					
		f(XIN) = 8 MHz (in WIT state)					
		f(XCIN) = 32.768 kHz			1.6	3.2	mA
		Output transistors "off"					
		A-D converter stopped					
		• Low-speed mode, Vcc = 5 V, Ta ≤ 55°C					
		f(XIN) = stopped			25	36	μА
		f(XCIN) = 32.768 kHz					
		Output transistors "off"					
Icc	Power source current	• Low-speed mode, Vcc = 5 V, Ta = 25°C					
		f(XIN) = stopped			7.0	14	μA
		f(XCIN) = 32.768 kHz (in WIT state)					"
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta ≤ 55°C					
		f(XIN) = stopped			15	22	μА
		f(XCIN) = 32.768 kHz					
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta = 25°C					
		f(XIN) = stopped			4.5	9.0	μА
		f(XCIN) = 32.768 kHz (in WIT state)			_		
		Output transistors "off"					
		All oscillation stopped	Ta = 25 °C		0.1	1.0	
		(in STP state) Output transistors "off"	Ta = 85 °C			10	μΑ

# Table 30 A-D converter characteristics (Extended operating temperature version)

 $(VCC = 3.0 \text{ to } 5.5 \text{ V}, VSS = AVSS = 0 \text{ V}, Ta = -40 \text{ to } 85 ^{\circ}C, 4 \text{ MHz} \le f(XIN) \le 8 \text{ MHz}, in middle/high-speed mode unless otherwise noted})$ 

Symbol	Parameter	Test conditions		Limits		
Зуппон	Parameter	rest conditions	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)	VCC = VREF = 4.0V  to  5.5V f(XIN) = 8 MHz			±2	LSB
		VCC = VREF = 3.0 V to 4.0V f(XIN) = 2 X VCC MHz				
tconv	Conversion time	f(XIN) = 8 MHz			12.5 (Note)	μs
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μА
lia	Analog port input current				5.0	μΑ

Note: When an internal trigger is used in middle-speed mode, it is 14  $\mu s. \,$ 



Table 31 Timing requirements 1 (Extended operating temperature version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Cumbal	Parameter	Limits			Unit
Symbol	Falametei	Min.	Тур.	Max.	Offic
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	250			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns
twH(INT)	INTo to INT3 input "H" pulse width	80			ns
twL(INT)	INTo to INT3 input "L" pulse width	80			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	800			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	370			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	370			ns
tsu(RxD-Sclk)	Serial I/O input set up time	220			ns
th(Sclk-RxD)	Serial I/O input hold time	100			ns

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 32 Timing requirements 2 (Extended operating temperature version)

 $(Vcc = 2.0 \text{ to } 4.0 \text{ V}, Vss = 0 \text{ V}, Ta = -20 \text{ to } 85 ^{\circ}C, \text{ and } Vcc = 3.0 \text{ to } 4.0 \text{ V}, Ta = -40 \text{ to } -20 ^{\circ}C, \text{ unless otherwise noted})$ 

Cumbal	Doromotor	Lim		Linit	
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	900/(Vcc-0.4)			ns
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	450/(Vcc-0.4)-20			ns
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	450/(Vcc-0.4)-20			ns
twH(INT)	INTo to INT3 input "H" pulse width	230			ns
twL(INT)	INTo to INT3 input "L" pulse width	230			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	2000			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	950			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	950			ns
tsu(RxD-Sclк)	Serial I/O input set up time	400			ns
th(Sclk-RxD)	Serial I/O input hold time	200			ns

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).



Table 33 Switching characteristics 1 (Extended operating temperature version)

(VCC = 4.0 to 5.5 V, Vss = 0 V, Ta = -40 to 85 °C, unless otherwise noted)

Symbol	Parameter	L		Unit	
Symbol	Farameter	Min.	Тур.	Max.	Offit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-30			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-30			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			140	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			30	ns
tf(Sclk)	Serial I/O clock output falling time			30	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Notes 1: When the P45/TXD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

#### Table 34 Switching characteristics 2 (Extended operating temperature version)

(Vcc = 2.0 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, and Vcc = 3.0 to 4.0 V, Vss = 0 V, Ta = -40 to -20 °C, unless otherwise noted)

Cumbal	Parameter	L		Unit	
Symbol	Parameter	Min.	Тур.	Max.	Unit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-50			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-50			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			350	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			50	ns
tf(Sclk)	Serial I/O clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".



<sup>2:</sup> XOUT and XCOUT pins are excluded.

<sup>2:</sup> XOUT and XCOUT pins are excluded.

Table 35 Absolute maximum ratings (M version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	All voltages are based on Vss.	-0.3 to 7.0	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P34–P37, P40–P47, P50–P57 P60–P67, P70, P71	Output transistors are cut off.	-0.3 to Vcc+0.3	V
Vı	Input voltage VL1	1	-0.3 to VL2	V
Vı	Input voltage VL2		VL1 to VL3	V
Vı	Input voltage VL3		VL2 to VCC +0.3	V
Vı	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage P00-P07, P10-P17	At output port	-0.3 to Vcc +0.3	V
		At segment output	-0.3 to VL3 +0.3	V
Vo	Output voltage P34-P37	At segment output	-0.3 to VL3 +0.3	V
Vo	Output voltage P20–P27, P41–P47,P50–P57, P60–P67, P70, P71		-0.3 to Vcc +0.3	V
Vo	Output voltage SEG0-SEG11		-0.3 to VL3 +0.3	V
Vo	Output voltage Xout		-0.3 to VCC +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

# Table 36 Recommended operating conditions (M version) (VCC = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits		Unit
Syllibol		Falametei	Min.	Тур.	Max.	
		High-speed mode f(XIN) = 8 MHz	4.0	5.0	5.5	
Vcc	Power source voltage	Middle-speed mode f(XIN) = 8 MHz	2.2	5.0	5.5	V
		Low-speed mode	2.2	5.0	5.5	
Vss	Power source voltage			0		V
VREF	A-D conversion reference v	oltage	2.0		Vcc	V
AVss	Analog power source voltage			0		V
VIA	Analog input voltage ANo-	AN7	AVss		Vcc	V



# **3822 Group**

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER

# Table 37 Recommended operating conditions (M version)

(Vcc = 2.5 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits	Max. Vcc V	Unit
Symbol		Falalletel	Min.	Min. Typ. Max.		Offic
VIH	"H" input voltage	P00-P07, P10-P17,P34-P37, P40, P41, P45, P47, P52, P53,P56,P60-P67,P70,P71 (CM4= 0)	0.7Vcc		Vcc	V
VIH	"H" input voltage	P20-P27, P42-P44,P46,P50, P51, P54, P55, P57	0.8Vcc		Vcc	V
VIH	"H" input voltage	RESET	0.8Vcc		Vcc	V
VIH	"H" input voltage	XIN	0.8Vcc		Vcc	V
VIL	"L" input voltage	P00-P07, P10-P17,P34-P37, P40, P41, P45, P47, P52, P53, P56,P60-P67,P70,P71 (CM4= 0)	0		0.3 Vcc	V
VIL	"L" input voltage	P20-P27, P42-P44,P46,P50, P51, P54, P55, P57	0		0.2 Vcc	V
VIL	"L" input voltage	RESET	0		0.2 Vcc	V
VIL	"L" input voltage	XIN	0		0.2 Vcc	V

# Table 38 Recommended operating conditions (M version) (VCC = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol		Parameter		Limits		Unit
Symbol		Farameter	Min. Typ. Max.		Offic	
VIH	"H" input voltage	P00-P07, P10-P17, P34-P37, P40, P41, P45, P47, P52, P53, P56, P60-P67, P70, P71 (CM4= 0)	0.8Vcc		Vcc	V
VIH	"H" input voltage	P20-P27, P42-P44,P46,P50, P51, P54, P55, P57	0.95Vcc		Vcc	V
ViH	"H" input voltage	RESET	0.95Vcc		Vcc	V
ViH	"H" input voltage	XIN	0.95Vcc		Vcc	V
VIL	"L" input voltage	P00-P07, P10-P17,P34-P37, P40, P41, P45, P47, P52, P53, P56,P60-P67,P70,P71 (CM4= 0)	0		0.2 Vcc	V
VIL	"L" input voltage	P20-P27, P42-P44,P46,P50, P51, P54, P55, P57	0		0.05 Vcc	V
VIL	"L" input voltage	RESET	0		0.05 Vcc	V
VIL	"L" input voltage	XIN	0		0.05 Vcc	V



Table 39 Recommended operating conditions (M version)

(Vcc = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Curah al		Danamatan			Limit	S	I lait
Symbol		Parameter		Min.	Тур.	Max.	Unit
ΣIOH(peak)	"H" total peak output current	P00-P07, P10	D-P17, P20-P27 (Note 1)			-40	mA
ΣIOH(peak)	"H" total peak output current	P41-P47, P50	0–P57, P60–P67, P70, P71 <b>(Note 1)</b>			-40	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P00-P07, P10	0-P17, P20-P27 <b>(Note 1)</b>			40	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P41-P47, P50	0–P57, P60–P67, P70, P71 <b>(Note 1)</b>			40	mA
$\Sigma$ IOH(avg)	"H" total average output current	P00-P07, P10	0-P17, P20-P27 <b>(Note 1)</b>			-20	mA
$\Sigma$ IOH(avg)	"H" total average output current	P41-P47, P50	0-P57, P60-P67, P70, P71 <b>(Note 1)</b>			-20	mA
$\Sigma$ IOL(avg)	"L" total average output current	P00-P07, P10	0-P17, P20-P27 <b>(Note 1)</b>			20	mA
ΣIOL(avg)	"L" total average output current	P41–P47, P50	0-P57, P60-P67, P70, P71 <b>(Note 1)</b>			20	mA
IOH(peak)	"H" peak output current	P00-P07, P10	D-P17 <b>(Note 2)</b>			-2	mA
IOH(peak)	"H" peak output current	P20–P27, P4 <sup>2</sup> ( <b>Note 2</b> )	1–P47, P50–P57, P60–P67, P70, P71			-5	mA
IOL(peak)	"L" peak output current	P00-P07, P10	D-P17 <b>(Note 2)</b>			5	mA
IOL(peak)	"L" peak output current	P20–P27, P47 (Note 2)	P20–P27, P41–P47, P50–P57, P60–P67, P70, P71 (Note 2)			10	mA
IOH(avg)	"H" average output current	P00-P07, P10	D-P17 <b>(Note 3)</b>			-1.0	mA
IOH(avg)	"H" average output current	P20–P27, P47 (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			-2.5	mA
IOL(avg)	"L" average output current	P00-P07, P10	D-P17 <b>(Note 3)</b>			2.5	mA
IOL(avg)	"L" average output current	P20–P27, P47 (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			5.0	mA
f(CNTR <sub>0</sub> )	Input frequency for timers X and	Υ	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR1)	(duty cycle 50%)		(2.2 V ≤ VCC ≤ 4.0 V)			(10XVcc-4)/9	MHz
			High-speed mode (4.0 V ≤ Vcc ≤ 5.5 V)			8.0	MHz
f(XIN)	Main clock input oscillation freque (Note 4)	ency	High-speed mode (2.2 V ≤ Vcc ≤ 4.0 V)			(20XVcc-8)/9	MHz
			Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation freque	ency (Notes 4,	5)	_	32.768	50	kHz

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current is an average value measured over 100 ms.
- 4: When the oscillation frequency has a duty cycle of 50%.
- 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



Table 40 Electrical characteristics (M version)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		Unit
Symbol	Faiametei	rest conditions	Min.	Тур.	Max.	Unit
	"H" output voltage	lон = −2.5 mA	Vcc-2.0			V
Voн	P00–P07, P10–P17	IOH = -0.6  mA VCC = 2.5  V	Vcc-1.0			V
	(1) m	Юн = -5 mA	Vcc-2.0			V
Voн	"H" output voltage P20–P27, P41–P47, P50–P57, P60–P67,	IOH = −1.25 mA	Vcc-0.5			V
	P70, P71 <b>(Note)</b>	IOH = -1.25  mA VCC = 2.5  V	Vcc-1.0			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.25 mA			0.5	V
	P00-P07, P10-P7	IOL = 1.25 mA VCC = 2.5 V			1.0	V
	"L" output voltage	IOL = 10 mA			2.0	V
VoL	P20–P27, P41–P47, P50–P57, P60–P67,	IOL = 2.5 mA			0.5	V
	P70, P71 <b>(Note)</b>	IOL = 2.5  mA VCC = 2.5  V			1.0	V
VT+ - VT-	Hysteresis INT0–INT3, ADT, CNTR0, CNTR1, P20–P27			0.5		V
VT+ - VT-	Hysteresis SCLK, RXD			0.5		V
VT+ - VT-	Hysteresis RESET	RESET : Vcc = 2.2 V to 5.5 V		0.5		V
Іін	"H" input current P00–P07, P10–P17, P34–P37	VI = VCC Pull-downs "off"			5.0	μА
		VCC = 5 V, VI = VCC Pull-downs "on"	30	70	140	μА
		Vcc = 3 V, VI = Vcc Pull-downs "on"	6.0	25	45	μА
lін	"H" input current P20-P27, P40-P47, P50-P57, P60-P67, P70, P71 (Note)	VI = VCC			5.0	μА
Iн	"H" input current RESET	VI = VCC			5.0	μА
Іін	"H" input current XIN	VI = VCC		4.0		μA
lıL	"L" input current P00–P07, P10–P17, P34–P37,P40	VI = VSS			-5.0	μA
lıL	"L" input current P20-P27, P41-P47, P50-P57, P60-P67,	VI = VSS Pull-ups "off"			-5.0	μА
	P70, P71 <b>(Note)</b>	Vcc = 5 V, VI = Vss Pull-ups "on"	-30	-70	-140	μА
		Vcc = 3 V, VI = Vss Pull-ups "on"	-6.0	-25	-45	μА
lıL	"L" input current RESET	VI = VSS			-5.0	μА
liL	"L" input current XIN	VI = VSS		-4.0		μА

Note: When "1" is set to the port XC switch bit (bit 4 at address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.



Table 41 Electrical characteristics (M version)

(Vcc = 2.2 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Coursels al	Danamatan	Test conditions			Limits		Unit
Symbol	Parameter	rest conditions		Min.	Тур.	Max.	Unit
VRAM	RAM retention voltage	At clock stop mode		2.0		5.5	V
		• High-speed mode, VCC = 5 V					
		f(XIN) = 8 MHz					
		f(XCIN) = 32.768 kHz			6.4	13	mA
		Output transistors "off"					
		A-D converter in operating					
		• High-speed mode, Vcc = 5 V					
		f(XIN) = 8 MHz (in WIT state)		1 6			
		f(XCIN) = 32.768 kHz			1.6	3.2	mA
		Output transistors "off"					
		A-D converter stopped					
		• Low-speed mode, VCC = 5 V, Ta ≤ 55°C					
		f(XIN) = stopped			25	36	μА
		f(XCIN) = 32.768 kHz					,
		Output transistors "off"					
Icc	Power source current	• Low-speed mode, Vcc = 5 V, Ta = 25°C					
		f(XIN) = stopped			7.0	14	μΑ
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta ≤ 55°C					
		f(XIN) = stopped			15	22	μА
		f(XCIN) = 32.768 kHz					μ
		Output transistors "off"					
		• Low-speed mode, Vcc = 3 V, Ta = 25°C					
		f(XIN) = stopped			4.5	9.0	μΑ
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		All oscillation stopped	Ta = 25 °C		0.1	1.0	
		(in STP state) Output transistors "off"	Ta = 85 °C			10	μΑ

#### Table 42 A-D converter characteristics (M version)

 $(VCC = 4.0 \text{ to } 5.5 \text{ V}, VSS = 0 \text{ V}, Ta = -20 \text{ to } 85 ^{\circ}C, 4 \text{ MHz} \le f(XIN) \le 8 \text{ MHz}, in middle/high-speed mode, unless otherwise noted})$ 

Symbol	Parameter	Test conditions		Limits		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Unit
-	Resolution				8	Bits
-	Absolute accuracy (excluding quantization error)	VCC = VREF = 5V			±2	LSB
tCONV	Conversion time	f(XIN) = 8 MHz			12.5 <b>(Note)</b>	μs
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μΑ
lia	Analog port input current				5.0	μΑ

Note: When an internal trigger is used in middle-speed mode, it is 14  $\mu s.\,$ 



Table 43 Timing requirements 1 (M version)

(VCC = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Doromotor		Limits	Max.	Unit
Symbol	Parameter	Min.	Тур.		Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns
twH(INT)	INTo to INT3 input "H" pulse width	80			ns
twL(INT)	INTo to INT3 input "L" pulse width	80			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	800			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	370			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	370			ns
tsu(RxD-Sclk)	Serial I/O input set up time	220			ns
th(Sclk-RxD)	Serial I/O input hold time	100			ns

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 44 Timing requirements 2 (M version)

(VCC = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Course In a l	Description	Lim	nits		l lait
Symbol	Parameter	Min.	Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	900/(Vcc-0.4)			ns
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	450/(Vcc-0.4)-20			ns
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	450/(Vcc-0.4)-20			ns
twH(INT)	INTo to INT3 input "H" pulse width	230			ns
twL(INT)	INTo to INT3 input "L" pulse width	230			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	2000			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	950			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	950			ns
tsu(RxD-Sclк)	Serial I/O input set up time	400			ns
th(Sclk-RxD)	Serial I/O input hold time	200			ns

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).



### Table 45 Switching characteristics 1 (M version)

(Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Parameter	L	imits		Unit
Symbol	Parameter	Min.	Тур.	Max.	Unit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-30			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-30			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			140	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			30	ns
tf(Sclk)	Serial I/O clock output falling time			30	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

#### Table 46 Switching characteristics 2 (M version)

(Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Parameter	L	imits		Unit
Symbol	Farameter	Min.	Тур.	Max.	Offic
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-50			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-50			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			350	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			50	ns
tf(Sclk)	Serial I/O clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".



<sup>2:</sup> XOUT and XCOUT pins are excluded.

<sup>2:</sup> XOUT and XCOUT pins are excluded.

Table 47 Absolute maximum ratings (H version)

Symbol	Parameter	Conditions	Ratings	Unit
Vcc	Power source voltage	All voltages are based on Vss.	-0.3 to 6.5	V
VI	Input voltage P00–P07, P10–P17, P20–P27, P34–P37, P40–P47, P50–P57 P60–P67, P70, P71	Output transistors are cut off.	-0.3 to Vcc+0.3	V
Vı	Input voltage VL1		-0.3 to VL2	V
Vı	Input voltage VL2		VL1 to VL3	V
Vı	Input voltage VL3		VL2 to VCC +0.3	V
Vı	Input voltage RESET, XIN		-0.3 to Vcc +0.3	V
Vo	Output voltage P00-P07, P10-P17	At output port	-0.3 to Vcc +0.3	V
		At segment output	-0.3 to VL3	V
Vo	Output voltage P34-P37	At segment output	-0.3 to VL3	V
Vo	Output voltage P20–P27, P41–P47,P50–P57, P60–P67, P70, P71		-0.3 to Vcc +0.3	V
Vo	Output voltage SEG0-SEG11		-0.3 to VL3	V
Vo	Output voltage Xout		-0.3 to Vcc +0.3	V
Pd	Power dissipation	Ta = 25°C	300	mW
Topr	Operating temperature		-20 to 85	°C
Tstg	Storage temperature		-40 to 150	°C

# Table 48 Recommended operating conditions (H version)

(Vcc = 2.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter			Limits		
Symbol	Falametei			Тур.	Max.	Unit
		High-speed mode f(XIN) = 8 MHz	4.0	5.0	5.5	
Vcc	Power source voltage	Middle-speed mode f(XIN) = 8 MHz	2.0	5.0	5.5	V
		Low-speed mode	2.0	5.0	5.5	
Vss	Power source voltage	ge		0		V
VREF	A-D conversion refe	rence voltage	2.0		Vcc	V
AVss	Analog power source	e voltage		0		V
VIA	Analog input voltage	e AN0–AN7	AVss		Vcc	V
VIH	"H" input voltage	P00-P07, P10-P17,P34-P37, P40, P41, P45, P47, P52, P53, P56,P60-P67,P70,P71 (CM4= 0)	0.7Vcc		Vcc	V
VIH	"H" input voltage	P20-P27, P42-P44,P46,P50, P51, P54, P55, P57	0.8Vcc		Vcc	V
ViH	"H" input voltage	RESET	0.8Vcc		Vcc	V
ViH	"H" input voltage	XIN	0.8Vcc		Vcc	V
VIL	"L" input voltage	P00–P07, P10–P17,P34–P37, P40, P41, P45, P47, P52, P53, P56,P60–P67,P70,P71 (CM4= 0)			0.3 Vcc	V
VIL	"L" input voltage	P20-P27, P42-P44,P46,P50, P51, P54, P55, P57			0.2 Vcc	V
VIL	"L" input voltage	RESET			0.2 Vcc	V
VIL	"L" input voltage	XIN	0		0.2 Vcc	V

Table 49 Recommended operating conditions (H version)

(VCC = 2.0 to 5.5 V, Ta = -20 to 85°C, unless otherwise noted)

O mark at		Damanatan			Limits		1121
Symbol	Parameter			Min.	Тур.	Max.	Unit
ΣIOH(peak)	"H" total peak output current	P00-P07, P10	0–P17, P20–P27 <b>(Note 1)</b>			-40	mA
ΣIOH(peak)	"H" total peak output current	P41–P47, P50	0–P57, P60–P67, P70, P71 <b>(Note 1)</b>			-40	mA
$\Sigma$ IOL(peak)	"L" total peak output current	P00-P07, P10	0-P17, P20-P27 <b>(Note 1)</b>			40	mA
$\Sigma$ lOL(peak)	"L" total peak output current	P41–P47, P50	0–P57, P60–P67, P70, P71 (Note 1)			40	mA
ΣIOH(avg)	"H" total average output current	P00-P07, P10	0-P17, P20-P27 <b>(Note 1)</b>			-20	mA
ΣIOH(avg)	"H" total average output current	P41-P47, P50	0–P57, P60–P67, P70, P71 <b>(Note 1)</b>			-20	mA
$\Sigma$ IOL(avg)	"L" total average output current	P00-P07, P10	0-P17, P20-P27 <b>(Note 1)</b>			20	mA
$\Sigma$ IOL(avg)	"L" total average output current	P41-P47, P50	0–P57, P60–P67, P70, P71 <b>(Note 1)</b>			20	mA
IOH(peak)	"H" peak output current	P00-P07, P10	0-P17 <b>(Note 2)</b>			-2	mA
IOH(peak)	"H" peak output current	P20-P27, P4 (Note 2)	1–P47, P50–P57, P60–P67, P70, P71			-5	mA
IOL(peak)	"L" peak output current	P00-P07, P10	0-P17 <b>(Note 2)</b>			5	mA
IOL(peak)	"L" peak output current	P20–P27, P4 (Note 2)	1–P47, P50–P57, P60–P67, P70, P71			10	mA
IOH(avg)	"H" average output current	P00-P07, P10	0-P17 <b>(Note 3)</b>			-1.0	mA
IOH(avg)	"H" average output current	P20–P27, P4 (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			-2.5	mA
IOL(avg)	"L" average output current	P00-P07, P10	0–P17 <b>(Note 3)</b>			2.5	mA
IOL(avg)	"L" average output current	P20–P27, P4 (Note 3)	1–P47, P50–P57, P60–P67, P70, P71			5.0	mA
f(CNTR <sub>0</sub> )	Input frequency for timers X and	Υ	(4.0 V ≤ VCC ≤ 5.5 V)			4.0	MHz
f(CNTR1)	(duty cycle 50%)		(2.0 V ≤ Vcc ≤ 4.0 V)			Vcc	MHz
			High-speed mode $(4.0 \text{ V} \le \text{VCC} \le 5.5 \text{ V})$			8.0	MHz
f(XIN)	Main clock input oscillation frequency (Note 4)		High-speed mode (2.0 V ≤ Vcc ≤ 4.0 V)			2XVcc	MHz
			Middle-speed mode			8.0	MHz
f(XCIN)	Sub-clock input oscillation freque	ency (Notes 4,	5)		32.768	50	kHz

Notes 1: The total output current is the sum of all the currents flowing through all the applicable ports. The total average current is an average value measured over 100 ms. The total peak current is the peak value of all the currents.

- 2: The peak output current is the peak current flowing in each port.
- 3: The average output current is an average value measured over 100 ms.
- 4: When the oscillation frequency has a duty cycle of 50 %.
- 5: When using the microcomputer in low-speed mode, make sure that the sub-clock input oscillation frequency on condition that f(XCIN) < f(XIN)/3.



Table 50 Electrical characteristics (H version)

(Vcc = 4.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
	Falametei	rest conditions	Min.	Тур.	Max.	Offic
	"H" output voltage	IOH = -2.5  mA	Vcc-2.0			V
Vон	P00–P07, P10–P17	IOH = -0.6  mA VCC = 2.5  V	Vcc-1.0			V
	(11) and and an Harris	IOH = -5  mA	Vcc-2.0			V
Vон	"H" output voltage P20–P27, P41–P47, P50–P57, P60–P67,	IOH = -1.25  mA	Vcc-0.5			V
	P70, P71 <b>(Note)</b>	IOH = -1.25  mA VCC = 2.5  V	Vcc-1.0			V
		IOL = 5 mA			2.0	V
Vol	"L" output voltage	IOL = 1.25 mA			0.5	V
	P00-P07, P10-P7	IOL = 1.25 mA VCC = 2.5 V			1.0	V
	"L" output voltage	IOL = 10 mA			2.0	V
VoL	P20–P27, P41–P47, P50–P57, P60–P67,	IOL = 2.5 mA			0.5	V
	P70, P71 <b>(Note)</b>	IOL = 2.5 mA VCC = 2.5 V			1.0	V
VT+ - VT-	Hysteresis INT0-INT3, ADT, CNTR0, CNTR1, P20-P27			0.5		V
VT+ - VT-	Hysteresis Sclk, RxD			0.5		V
VT+ - VT-	Hysteresis RESET	RESET : Vcc = 2.0 V to 5.5 V		0.5		V
Іін	"H" input current P00-P07, P10-P17, P34-P37	VI = VCC Pull-downs "off"			5.0	μА
		VCC = 5 V, VI = VCC Pull-downs "on"	30	70	140	μА
		VCC = 3 V, VI = VCC Pull-downs "on"	6.0	25	45	μА
IIН	"H" input current P20-P27, P40-P47, P50-P57, P60-P67, P70, P71 (Note)	VI = VCC			5.0	μА
Іін	"H" input current RESET	VI = VCC			5.0	μА
IIН	"H" input current XIN	VI = VCC		4.0		μА
IIL	"L" input current P00–P07, P10–P17, P34–P37,P40	VI = VSS			-5.0	μА
lıL	"L" input current P20–P27, P41–P47, P50–P57, P60–P67,	Vi = Vss Pull-ups "off"			-5.0	μΑ
	P70, P71 <b>(Note)</b>	Vcc = 5 V, VI = Vss Pull-ups "on"	-30	-70	-140	μА
		VCC = 3 V, VI = VSS Pull-ups "on"	-6.0	-25	-45	μА
lıL	"L" input current RESET	VI = VSS			5.0	μΑ
lıL	"L" input current XIN	VI = VSS		-4.0		μA

Note: When "1" is set to the port XC switch bit (bit 4 at address 003B16) of CPU mode register, the drive ability of port P70 is different from the value above mentioned.



Table 51 Electrical characteristics (H version)

(Vcc =2.0 to 5.5 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Parameter	Test conditions			Limits		Unit
Symbol	Farameter	rest conditions		Min.	Тур.	Max.	Ullit
VRAM	RAM retention voltage	At clock stop mode		2.0		5.5	V
		• High-speed mode, Vcc = 5 V					
		f(XIN) = 8 MHz					
		f(XCIN) = 32.768  kHz			6.4	13	mA
		Output transistors "off"					
		A-D converter in operating					
		• High-speed mode, Vcc = 5 V					
		f(XIN) = 8 MHz (in WIT state)					
		f(XCIN) = 32.768  kHz			1.6	3.2	mA
		Output transistors "off"					
		A-D converter stopped					
		• Low-speed mode, VCC = 5 V, Ta ≤ 55°C					
		f(XIN) = stopped			25	36	μА
		f(XCIN) = 32.768 kHz					ļ ·
l .	Power source current	Output transistors "off"					
Icc		• Low-speed mode, VCC = 5 V, Ta = 25°C					
		f(XIN) = stopped		7.0		14	μА
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		<ul> <li>Low-speed mode, Vcc = 3 V, Ta ≤ 55°C</li> </ul>					
		f(XIN) = stopped			15	22	μА
		f(XCIN) = 32.768  kHz					
		Output transistors "off"					
		• Low-speed mode, VCC = 3 V, Ta = 25°C					
		f(XIN) = stopped			4.5	9.0	μΑ
		f(XCIN) = 32.768 kHz (in WIT state)					
		Output transistors "off"					
		All oscillation stopped (in STP state)	Ta = 25 °C		0.1	1.0	
		Output transistors "off"	Ta = 85 °C			10	μΑ

Table 52 A-D converter characteristics (H version)(VCC = 2.2 to 5.5 V, Vss = AVss = 0 V, Ta = -20 to 85 °C, 4 MHz  $\leq$  f(XIN)  $\leq$  8 MHz, in middle/high-speed mode unless otherwise noted)

Symbol	Parameter	Test conditions		Limits		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Unit
_	Resolution				8	Bits
_	Absolute accuracy (excluding quantization error)	VCC = VREF = 4.0 V to 5.5 V f(XIN) = 8 MHz			±2	LSB
		VCC = VREF = 2.2 V  to  4.0V f(XIN) = 2 X VCC MHz				
tconv	Conversion time	f(XIN) = 8 MHz			12.5 (Note)	μs
RLADDER	Ladder resistor		12	35	100	kΩ
IVREF	Reference power source input current	VREF = 5 V	50	150	200	μА
lia	Analog port input current				5.0	μА

Note: When an internal trigger is used in middle-speed mode, it is 14  $\mu s$ .



Table 53 Timing requirements 1 (H version)

(VCC = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Symbol	Devemeter		I India		
	Parameter		Тур.	Max.	Unit
tw(RESET)	Reset input "L" pulse width	2			μs
tc(XIN)	Main clock input cycle time (XIN input)	125			ns
twH(XIN)	Main clock input "H" pulse width	45			ns
twL(XIN)	Main clock input "L" pulse width	40			ns
tc(CNTR)	CNTRo, CNTR1 input cycle time	250			ns
twH(CNTR)	CNTRo, CNTR1 input "H" pulse width	105			ns
twL(CNTR)	CNTRo, CNTR1 input "L" pulse width	105			ns
twH(INT)	INTo to INT3 input "H" pulse width	80			ns
twL(INT)	INTo to INT3 input "L" pulse width	80			ns
tc(Sclk)	Serial I/O clock input cycle time (Note)	800			ns
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	370			ns
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	370			ns
tsu(RxD-Sclk)	Serial I/O input set up time 220				ns
th(Sclk-RxD)	Serial I/O input hold time				

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).

Table 54 Timing requirements 2 (H version)

(VCC = 2.0 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Course In a I	Dovernation	Lim	Limits			
Symbol	Parameter	Min.	Тур.	Max.	Unit	
tw(RESET)	Reset input "L" pulse width	2			μs	
tc(XIN)	Main clock input cycle time (XIN input)	125			ns	
twH(XIN)	Main clock input "H" pulse width	45			ns	
twL(XIN)	Main clock input "L" pulse width	40			ns	
tc(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input cycle time	900/(Vcc-0.4)			ns	
twH(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "H" pulse width	450/(Vcc-0.4)-20			ns	
twL(CNTR)	CNTR <sub>0</sub> , CNTR <sub>1</sub> input "L" pulse width	450/(Vcc-0.4)-20			ns	
twH(INT)	INTo to INT3 input "H" pulse width	230			ns	
twL(INT)	INTo to INT3 input "L" pulse width	230			ns	
tc(Sclk)	Serial I/O clock input cycle time (Note)	2000			ns	
twH(Sclk)	Serial I/O clock input "H" pulse width (Note)	950			ns	
twL(Sclk)	Serial I/O clock input "L" pulse width (Note)	950			ns	
tsu(RxD-Sclк)	Serial I/O input set up time	400			ns	
th(Sclk-RxD)	Serial I/O input hold time	200			ns	

Note: When bit 6 of address 001A16 is "1" (clock synchronous).

Divide this value by four when bit 6 of address 001A16 is "0" (UART).



#### Table 55 Switching characteristics 1 (H version)

(VCC = 4.0 to 5.5 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Cumbal	Parameter	L	Unit		
Symbol	Parameter	Min.	Тур.	Max.	Unit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-30			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-30			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			140	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			30	ns
tf(Sclk)	Serial I/O clock output falling time			30	ns
tr(CMOS)	CMOS output rising time (Note 2)		10	30	ns
tf(CMOS)	CMOS output falling time (Note 2)		10	30	ns

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

#### Table 56 Switching characteristics 2 (H version)

(VCC = 2.0 to 4.0 V, Vss = 0 V, Ta = -20 to 85 °C, unless otherwise noted)

Course In a l	Deservator	L	I Imit		
Symbol	Parameter	Min.	Тур.	Max.	Unit
twH(Sclk)	Serial I/O clock output "H" pulse width	tc (Sclk)/2-50			ns
twL(Sclk)	Serial I/O clock output "L" pulse width	tc (Sclk)/2-50			ns
td(Sclk-TxD)	Serial I/O output delay time (Note 1)			350	ns
tv(Sclk-TxD)	Serial I/O output valid time (Note 1)	-30			ns
tr(Sclk)	Serial I/O clock output rising time			50	ns
tf(Sclk)	Serial I/O clock output falling time			50	ns
tr(CMOS)	CMOS output rising time (Note 2)		20	50	ns
tf(CMOS)	CMOS output falling time (Note 2)		20	50	ns

Notes1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is "0".

<sup>2:</sup> XOUT and XCOUT pins are excluded.




Fig. 47 Circuit for measuring output switching characteristics



<sup>2:</sup> XOUT and XCOUT pins are excluded.






Fig. 48 Timing diagram


### **PACKAGE OUTLINE**





# **3822 Group**

#### SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER





Keep safety first in your circuit designs!

Riscussion Electric Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of non-flammable material or (iii) prevention against any malfunction or mishap.

#### Notes regarding these materials

- These materials are intended as a reference to assist our customers in the selection of the Mitsubishi semiconductor product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Mitsubishi Electric Corporation or a third party.

  Mitsubishi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples
- Missubshi Electric Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.

  All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Missubish Electric Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Mitsubish Electric Corporation or an authorized Mitsubish Semiconductor product distributor for the latest product information before purchasing a product listed herein.

  The information described here may contain technical inaccuracies or typographical errors. Mitsubish Electric Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or repros. Please also pay attention to information published by Missubish Electric Corporation by various means, including the Mitsubish Electric Corporation assumes no responsibility of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Mitsubish Electric Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.

  Mitsubish Electric Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Mitsubish Electric Corporation assumes no responsibility of any damage, liability or other loss resulting from the information contained herein.

  Mitsubish Electric Corporation semiconductor product distributor when considering

- destination.

  Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.

  Please contact Mitsubishi Electric Corporation or an authorized Mitsubishi Semiconductor product distributor for further details on these materials or the products contained therein



# **REVISION HISTORY**

# 3822 GROUP DATA SHEET

Date		Description
	Page	Summary
01/20/98		First Edition
10/23/00	1 1 1 1 1 1 1 1 1 1 1 2 3 4 5 6 7 7 7 8 8 8 9 9 9 10 10 11 12 13 15 17 18 18 19 19 19 19 19 19 19 19 19 19 19 19 19	"●Memory size" of "FEATURES" is partly revised.  "●Serial I/O" of "FEATURES" is partly revised.  "●A-D converter" of "FEATURES" is added.  "●2 clock generating circuits" of "FEATURES" is partly revised.  "●Power source voltage" of "FEATURES" is partly revised.  "●Power dissipation" of "FEATURES" is partly revised.  "Power dissipation" of "FEATURES" is partly revised.  Product name into Figure 1 is revised.  Product name into Figure 2 is revised.  Figure 3 is partly revised.  "Function except a port function" into Table 2 is partly revised.  "Function except a port function" into Table 2 is partly revised.  Figure 4 is partly revised.  Explanations of "GROUP EXPANSION (STANDARD, ONE TIME PROM VERSION, EPROM VERSION)" are partly revised.  Explanations of "GROUP EXPANSION (EXTENDED OPERATING TEMPERATURE VERSION)" are partly revised.  Figure 6 is partly revised.  Figure 6 is partly revised.  Figure 7 is added.  "GROUP EXPANSION (M VERSION)" is added.  Figure 7 is added.  "GROUP EXPANSION (H VERSION)" is added.  Figure 8 is added.  Explanations of "CENTRAL PROCESSING UNIT (CPU)" are added.  Figure 9 is added.  Table 6 is added.  Table 6 is added.  Table 7 is added.  Table 8 is added.  Figure 10 is added.  Figure 11 is partly revised.  Figure 12 is partly revised.  Figure 14 is partly revised.  Figure 15 is partly revised.  Explanations of "Interrupt Control" is partly added.  Explanations of "Interrupt Control" is partly revised.  Explanations of "Therrupt Control" is partly revised.  Explanations of "Therrupt Control" are partly revised.  Explanations of "Therrupt Control" are partly revised.  Explanations of "Feat time port control" are partly revised.  Explanations of "Feat time port control" are partly revised.  Explanations of "Feat time port control" are partly revised.  Explanations of "Comparator and Control Circuit" are partly added.  Explanations of "Comparator and Control Circuit" are partly added.
	01/20/98	Page         01/20/98         10/23/00       1         1       1         1       1         1       1         1       1         1       1         2       3         4       5         6       7         7       7         8       8         8       8         9       9         9       9         9       9         10       10         10       10         11       12         12       12         13       15         17       18         21       22         22       22         24       25         26       26         29       30         32       33         33       33

# **REVISION HISTORY**

# 3822 GROUP DATA SHEET

Rev.	Date		Description
		Page	Summary
2.0	10/23/00	35 40 41 41 43 46 47 47 50 52 52 52 52 52 52 52 52 52 74, 75	Figure 33 is partly revised. Explanations of "\$\phi\$ CLOCK SYSTEM OUTPUT FUNCTION" are partly revised. Explanations of "RESET CIRCUIT" are partly revised. Figure 39 is partly revised. Explanations of "CLOCK GENERATING CIRCUIT" are partly eliminated. Explanations of "Decimal Calculations" are partly eliminated. Explanations of "DATA REQUIRED FOR MASK ORDERS" are partly added. Table 14 is partly revised. Test conditions of IIL of P00-P07, P10-P17, P34-P37, P40 is added. Limit of tc(CNTR) into Table 21 is revised. Limit of twH(CNTR) into Table 21 is revised. Limit of twL(CNTR) into Table 22 is revised. Limit of twH(CNTR) into Table 22 is revised. Limit of twH(CNTR) into Table 22 is revised. Limit of twH(CNTR) into Table 22 is revised. Limit of twL(CNTR) into Table 22 is revised. Tables 25 to 56 are added. "PACKAGE OUTLINE" is added.
2.1	01/31/01	13 21 22 25 31 44 47	Explanations of "Bit 3: Decimal mode flag (D)" are partly added. Figure 17 is partly revised. Explanations of "Motes on interrupts" are revised. Figure 21 is partly revised. "Motes on serial I/O" is added. Figure 44 is partly revised. Explanations of "DATA REQUIRED FOR MASK ORDERS" are partly revised.