

# LAB 3

## Deliverable 1: LUT Analysis

The truth table is the same as last week. It is equivalent to the logic expression:  $O = I_0 I_1 I_2 I_3$ .

## Deliverable 2: Counter LUT

The LUT  $y[0]_i\_1$  implements the logic  $O = I'_0$ , and the LUT  $y[1]_i\_1$  implements the logic  $O = I_0 \oplus I_1$ . These expressions represent the logic for the two least significant bits in a 4-bit counter which we found in homework.

## Deliverable 3: Clock Divider Block Diagram




Figure 1: Circuit Divider Block Diagram

## Deliverable 4: Clock Divider Discussion

The function of this circuit is to convert the fast clock signal (100 MHz) to a slower clock signal (2 Hz). Using a 25 bit counter, which is needed to store the divisor  $25 \times 10^6$ , the circuit resets at this divisor value, and asserts the toggle bit. The toggle bit corresponds with the slow clock (rising/falling/level) edges as it is connected to the slow\_clock output using BUFD.

## Deliverable 5: Clock Divider Design

$$\text{CLOCK\_DIVIDER\_TC} := 5$$

We would need 3 bits for the clk\_divider\_counter.

## Deliverable 6: BCD Enumeration




Figure 2: Annotated RTL Schematic for BCD Enumeration

## Deliverable 7: Waveforms




Figure 3: Entire Simulation Runtime, Annotated



Figure 4: Simulation Zoomed-In on Rollover Behavior, Annotated

## Deliverable 8: Hardware Validation




Figure 5: Staff Signature




Figure 6: Normal Operation of BCD Circuit, Annotated




Figure 7: Pressing the Reset Button a Few Times, Annotated




Figure 8: Disabling the Counting, Annotated

## Deliverable 9: Correct Code

```

1  -----
2  --ENGS 31/ CoSc 56
3  --Basic4bitCounter
4  --Ben Dobbins
5  --Eric Hansen
6  -----
7
8  -----
9  --Library Declarations:
10 -----
11 library IEEE;
12 use IEEE.std_logic_1164.all;
13 use ieee.numeric_std.all;
14
15 -----
16 --Entity Declaration:
17 -----
18 entity bcd_digit is
19     port(clk_port      : in  std_logic;
20           reset_port   : in  std_logic;
21           enable_port  : in  std_logic;
22           y_port       : out std_logic_vector(3 downto 0);
23           tc_port      : out std_logic );
24 end entity;
25
26 -----
27 --Architecture Type:
28 -----
29 architecture behavior of bcd_digit is
30
31 -----
32 --Signal Declarations:
33 -----
34 -- internal unsigned signal for the counter's register
35 signal y: unsigned(3 downto 0) := "0000";
36 signal tc: std_logic := '0';
37
38 -----
39 --Processes:
40 -----
41 begin
42
43  -----
44  --4-Bit Counter:
45  -----
46  -- the counter itself
47 process(clk_port, enable_port)
48 begin
49     if rising_edge(clk_port) then
50         if reset_port = '1' then y <= "0000";
51         elsif enable_port = '1' then
52             if tc = '1' then y <= "0000";
53             else y <= y+1;
54             end if;
55         end if;
56     end if;
57 end process;
58
59  -----
60  --Terminal Count:
61  -----
62 process(y)
63 begin
64     -- tc is asynchronous, derived from y
65     if y = "1001" then tc <= '1';
66     else tc <= '0';
67     end if;
68 end process;
69
70  -----
71  --Output Mapping:
72  -----
73 y_port <= std_logic_vector(y); -- typecast y to std_logic_vector for output
74 tc_port <= tc;
75
76 end behavior;
77
78

```

Figure 9: Full VHDL code for bcd\_digit.vhd