Safia Reazi

170LC

Lab 5

5/26/2020

SIM 1

Value of Rd

- Rd = (Vdd Vout)/Id
 - \circ Rd = (5V 2.5V)/200 μA
 - $Rd = 12.5k\Omega$


Transistor width

- Id = $\frac{1}{2} \mu Cox(W/L)(Vgs-Vt)^2$
 - \circ 200 $\mu A = \frac{1}{2} (0.6 \text{m}) (\text{W/L}) (1.8 \text{V} 1.4 \text{V})^2$
 - \circ L = 2 μm
 - \circ W/L = 4.16 μm
 - **W** = **8.32** μm

DC input voltage

- $gm = 2Id/(Vgs-Vt) \Rightarrow Vgs Vt = 2Id/gm \Rightarrow Vgs = 2Id/gm + Vt$
 - \circ gm = 1mS, Vt = 1.4V
 - $\circ \quad Vgs = 2(200\,\mu \textit{A}\,)/1mS + 1.4V$
 - $\bullet Vin = Vgs = 1.8V$


DC Operating Point Analysis



Dominant pole of amplifier

- From the results window on Cadence:
 - \circ Cbd = 49.44fF
 - \circ Cbs, Cgd = 0F
 - \circ Cgd = 287.3aF
 - \circ Cgs = 4.118fF
- $Cgs: \tau 1 = Cgs*R1 = 0$
- Cbd: $\tau 2 = \text{Cdb*}(\text{ro } // \text{Rd})$
- Cgd: τ 3 = Cgd*(ro // Rd)
- $\tau(\text{total}) = \tau 1 + \tau 2 + \tau 3$
 - \circ (Cbd + Cgd)(ro // Rd)
- Frequency Pole: fp1 = $1/2\pi * \tau(total) = 1/2\pi[(Cbd + Cgd)(ro // Rd)]$
 - $\circ 1/2\pi[(Cbd + Cgd)(ro // Rd)]$
 - \circ ro = 1/gds = 1/1.024 μ S = 0.976M Ω
 - \circ ro // Rd = 1.23e4 Ω
 - \circ 1/2 π [(49.44 + 0.28)*1e-15F*(1.23e4 Ω)]

3dB Frequency Point



• Calculated frequency: <u>250MHz</u>

• Simulation Frequency: <u>258MHz</u>

• Percent Error: 3.1%

SIM 4

Value of Rs

- Rs = (Vout-Vs)/Id
 - \circ Rd = (2V 0V)/200 μA
 - \blacksquare Rs = 10k Ω

Transistor width

- Id = $\frac{1}{2} \mu Cox(W/L)(Vgs-Vt)^2$
 - \circ 200 μ A = $\frac{1}{2}$ (0.6m)(W/L)(1.6V-1.4V)²
 - \circ L = 2 μm
 - \circ W/L = 16.6 μm

DC input voltage

•
$$gm = 2Id/(Vgs-Vt) \Rightarrow Vgs - Vt = 2Id/gm \Rightarrow Vgs = 2Id/gm + Vt$$


o gm =
$$2$$
mS, $Vt = 1.4V$

$$\circ$$
 Vgs = 2(200 μA)/2mS + 1.4V = 1.6V

■
$$Vin = Vgs + Vout = 1.6V + 2V = 3.6V$$

SIM 5

DC Operating Point Analysis



• From the results window on Cadence:

$$\circ$$
 Cbd = 37.14fF

$$\circ$$
 Cbs = 53.33fF

$$\circ$$
 Cgd = 1.312f

$$\circ$$
 Cgs = 18.81fF

• Cgs: $\tau 1 = \text{Cgs*}(\text{Rs // ro // 1/gm})$


• Cbs:
$$\tau 2 = \text{Csb} * (\text{Rs // ro // 1/gm})$$

•
$$Cgd: \tau 3 = Cgd*(Rgd) = 0$$

- $\tau(\text{total}) = \tau 1 + \tau 2 + \tau 3$
 - \circ (Cgs + Cbs)(Rs // ro // 1/gm)
- Frequency Pole: fp1 = $1/2\pi * \tau(total) = 1/2\pi [Cgs + Cbs)(Rs // ro // 1/gm)]$
 - $\circ 1/2\pi[(Cgs + Cbs)(Rs // ro // 1/gm)]$
 - \circ ro = 1/gds = 1/1.023 μ S = 0.976M Ω
 - \circ gm = 2mS => 1/gm = 500 Ω
 - \circ Rs // ro // 1/gm = 495 Ω
 - \circ 1/2 π [(18.81 + 53.33)*1e-15F*(495 Ω)]
 - fp1 = 4.46GHz

SIM₆

3dB Frequency Point



- Calculated frequency: <u>4.46GHz</u>
- Simulation Frequency: <u>5.39GHz</u>
- Percent Error: 17.2%

Conclusion

In this simulation we were asked to design a common-drain and common-source CMOS amplifier. For the circuits we determined the resistor value, transistor width, and dc input voltage. The circuits were simulated with the design constraints and the calculated values were compared to the simulation results. The dominant pole was determined using the capacitor values given in Cadence. After the DC operating point analysis, an AC analysis was performed to calculate the 3dB frequency point and compare it with the estimated values. For the common-drain circuit there was a 3.1% error and for the common-source it was 17.2%.