# Design And Comparative Performance Analysis of Dynamic Comparator Circuit Using Various CMOS Technologies

A project report submitted in partial fulfillment of requirement for the award of degree

#### **BACHELOR OF TECHNOLOGY**

in

#### **ELECTRONICS & COMMUNICATION ENGINEERING**

by

B. AKHIL	2105A41L03
N. SAI HUTHRIK	2005A41046
E. ROHINI	2105A41L06
K. SREERAM	2005A41038

Under the guidance of

#### Dr. Sandip Bhattacharya

Prof. Department of ECE.

# **Department of Electronics and Communication Engineering**



Ananthasagar, Warangal.



## **CERTIFICATE**

This is to certify that this project entitled "Design and Comparative Performance Analysis of Dynamic Comparator Circuit Using Various CMOS Technologies" is the bonafied work carried out by **B. AKHIL**, **N.SAI HUTHRIK**, **E.ROHINI and K.SREERAM** as a Major project for the partial fulfillment to award the degree **BACHELOR OF TECHNOLOGY** in **ELECTRONICS**& COMMUNICATION ENGINEERING during the academic year 2023-2024 under our guidance and Supervision.

Dr. Sandip Bhattacharya

Prof. & HOD (ECE),

SR University,

Ananthasagar, Warangal.

Dr. Sandip Bhattacharya

Prof. & HOD (ECE),

SR University,

Ananthasagar, Warangal.

## **ACKNOWLEDGEMENT**

We wish to take this opportunity to express our sincere gratitude and deep sense of respect to our beloved Vice Chancellor, **Prof. DEEPAK GARG**, for his continuous support and guidance to complete this project in the institute.

We would like to extend our gratitude to **Dr. Ram Raghotham Rao Deshmukh**, **Professor**, the Dean of the School of Engineering, and **Dr. Sandip Bhattacharya**, **Professor** and Head of the ECE Department, for their encouragement and support.

We owe an enormous debt of gratitude to our project guide **Dr. Sandip Bhattacharya**, Prof.& HOD (ECE), as well as project co-ordinators **Mr. S. Srinivas**, **Asst. Prof. Dr.R.Shashank**, **Asst. Prof**, for guiding us from the beginning through the end of the Major project with their intellectual advices and insightful suggestions. We truly value their consistent feedback on our progress, which was always constructive, encouraging and ultimately drove us to the right direction.

Finally, we express our thanks to all the teaching and non-teaching staff of the department for their suggestions and timely support.

## **ABSTRACT**

We proposed a dynamic comparator circuit using various CMOS technologies. Analyzing the performance in terms of delay, power consumption and power delay product is the purpose of this circuit design. For applications like Sigma-Delta, Pipelining ADCs, Relaxation oscillators, PWM generation, Flash, Sigma-Delta, Successive Approximation, Zero Crossing Detector, Overvoltage and Undervoltage Detectors in electronics systems. Here, we have proposed a dynamic comparator with low power consumption and high-speed. We also compared the dynamic comparator to the conventional comparator and furthermore, we examined the performance characteristics of the dynamic comparator using different CMOS technologies, each corresponding to distinct gate lengths.

# **CONTENTS**

ACKNOV	<i>VLEDG</i>	EMENT	iii
ABSTRA	CT		iv
LIST OF	FIGUE	RES	vi
LIST OF	TABLE	ES	vii
LIST OF	ACRO	NYMS	viii
Chapter No.		Title	Page No.
1.	INT	RODUCTION	01
	1.1	OVERVIEW OF PROJECT	01
2.	LITI	ERATURE SURVEY	06
	2.1	EXISTING METHODS	06
	2.2	MOTIVATION AND SCOPE OF THE WORK	08
	2.3	PROBLEM STATEMENT	10
3.	3. PROPOSED METHODOLOGY		11
	3.1	DESCRIPTION	11
4.	RES	SULT	20
5.	CO	NCLUSION	34
	5.1	CONCLUSION	34
	5.2	FUTURE SCOPE	37
	RIR	LICCDAPHV	30

# LIST OF FIGURES

Figure. No.	Figure Name	Page. No
3.1	Block Diagram dynamic comparator	12
	Pre-amplifier and Latch stages of conventional	
3.2	comparator	13
3.3	Pre-amplifier and Latch stages of dynamic comparator	15
4.1	Power Consumption vs Gate Length	22
4.2	Delay vs Gate Length T	23
	Power Delay Product vs Gate Length	25
4.3	Differences between conventional and dynamic comparators in Delay	27
4.5	Differences between conventional and dynamic comparators in Power Consumption	29
4.6	Differences between conventional and dynamic comparators in PDP	31

# LIST OF TABLES

Table. No. Table Name Page. No

# LIST OF ACRONYMS

# ACRONYM ABBREVIATION

CMOS Complementary Metal Oxide Semiconductor

MOSFET Metal Oxide Silicon Field Effect Transistors

ADC Analog and Digital Communication

SAR Successive Approximation Register

ARM Advanced RISC Machine

aJ(unite) Attojoule

AVS Adaptive Voltage Scaling

DTVS Dynamic Threshold Voltage Scaling

PDK Process Design Kit

PDP Power Delay Product

FOM Figure of Merit

PWM Pulse Width Modulation

FD-SOI Fully Depleted Silicon On Insulator

MTCMOS Multi Threshold CMOS

FET Field Effect Transistor

NMOS N-channel Metal-Oxide Semiconductor

SOC System-on-Chip

RF Radio frequency

VLSI Very-large-scale integration

### **CHAPTER 1**

### 1.INTRODUCTION

### 1.1 OVERVIEW

Analog to digital converters are used in a wide range of applications, from wireless and satellite communications to the Digital Internet. Therefore, ensuring a proper trade-off between speed and power for the design of ADCs is always of great interest. This process has a significant influence on the properties of Mixed Signal circuits. In addition, smaller CMOS technologies require a low voltage to prevent quantum tunnelling. In the meantime, a part of process related challenges that make design of ADCs difficult is threshold voltage for MOSFETs in addition to mismatch and Second Order effects on CMOS technologies. Comparators are vital to the flash, pipeline and subsequent approximation register SAR ADCs. The comparison design needs to consider carefully a number of operational factors, such as linearity, supply voltage, speed, delay and power consumption, since the proper trade-off between these factors is an essential design objective. These days, High speed comparators are increasingly used by users in a wide range of industries. Furthermore, while developing comparators, low-power and low-offset properties must be addressed, as well as independence from the input common mode voltage. Static comparators are rarely used in ADCs due to their low speed and high-power consumption. The dynamic comparators were designed to offer high speed and power efficiency.

By utilizing a shared charge reset switch in a comparator for overdrive recovery and equalizing the output nodes, offers a quick speed comparison. However, the comparison speed is affected due to its limited preamplifier gain. In addition, this circuit's main drawbacks are its off-set voltage and common-mode voltage dependency. To reduce the consumption of energy while increasing the drivability of the latch phase and thus speed up the circuit, a diode connected voltage limiter is used for this purpose. In addition, the offset voltage is reduced at the cost of increased power consumption by using larger input transistors for the circuit.

However, the comparison speed is affected due to its limited pre amplifier gain. In addition, this circuit's main drawbacks are its off-set voltage and common-mode voltage dependency. To reduce the consumption of energy while increasing the drivability of the latch phase and thus speed up the circuit, a diode connected voltage limiter is used for this purpose. In addition, the offset voltage is reduced at the cost of increased power consumption by using larger input transistors for the circuit.

The introduction section of the document discusses a high-speed low-power cryogenic CMOS two-stage dynamic comparator designed for SAR ADC. The comparator uses a dynamic bias technique in the pre-amplifier to conserve power and a Strong ARM latch for increased output voltage difference. The latch design includes a cross-coupled inverter for positive feedback and an auxiliary input pair to enhance gain and speed. The document also highlights the importance of high-speed, low-power, and wide-temperature range operation ADCs in various applications, including space exploration, particle experiments, and quantum computers.

The introduction further explains the potential of quantum computers in solving complex problems, the challenges in manipulating thousands of quantum bits, and the limitations of current quantum computers. It highlights the need for classical CMOS control and readout circuits to operate at cryogenic temperatures to increase the number of qubits and the importance of developing ultra-low power consumption cryo-CMOS control and readout circuits due to cooling power limitations.

The document also mentions that the DC characteristics of cryo-CMOS devices are well investigated, with changes in threshold voltage, drain current, leakage current, on-state resistance, off-state resistance, and drain current mismatch at 4 K. However, the AC characteristics, such as noise, are not well investigated.

Finally, the introduction presents the motivation for the study, which is to design, simulate, and analyze a high-speed and low-power two-stage dynamic comparator based on a 65-nm cryo-CMOS PDK developed for simulating at cryogenic temperature. The proposed comparator aims to reduce the speed and power consumption of the comparator in a Time-interleaved SAR ADC.

The dynamic comparator is a circuit used in electronic system to compare two analogy voltage signals and generate an output. We proposed a dynamic comparator circuit using three different CMOS technologies. The purpose of this circuit design and analysis is to check the performance in terms of delay, power consumption, resolution, energy calculation, Power Delay Product (PDP), Figure of Merit (FOM). Various application like Flash, Sigma-Delta, Successive Approximation, Pipelining ADCs, Pulse Width Modulation (PWM) Generation, Relaxation oscillators, Sample and Hold (S/H) Circuits, Zero Crossing Detector, Overvoltage and Undervoltage Detectors in electronics systems.

The core of a dynamic comparator typically consists of a latch or flip-flop stage, which stores the output state, and a preamplifier stage, which amplifies the input signals and provides positive feedback to ensure a rapid

transition of the output. The use of positive feedback, or hysteresis, is what distinguishes dynamic comparators from static comparators and contributes to their regenerative and high-speed behaviour. Dynamic comparators utilize regenerative feedback to quickly transition the output between logic levels "0" and "1," distinguishing them from static comparators.

Generally, they use positive feedback mechanism with two pair of back-to-back cross coupled inverter to convert a small input-voltage difference to a full-scale digital level in a very short time. However, an input referred latch offset voltage, resulting from static mismatches such as threshold voltage Vth and ß variations in the regenerative latch, reduces the accuracy of such comparators. Moreover, dynamic mismatch from the unbalanced parasitic capacitances on the output nodes of the latch causes the additional offset term during evaluation phase

The document provides an overview of the dynamic comparator circuit and its implementation using various CMOS technologies. The dynamic comparator is a high-speed and low-power circuit used in various applications, including Analog-to-Digital Converters (ADCs), flash memory, and data converters.

The document highlights the importance of selecting the appropriate CMOS technology for the dynamic comparator circuit, as it can significantly impact the circuit's performance, including its speed, power consumption, and noise characteristics. The introduction section discusses the various CMOS technologies available, such as bulk CMOS, fully-depleted silicon-on-insulator (FD-SOI), and silicon-on-insulator (SOI), and their advantages and disadvantages.

The introduction section also explains the motivation for the study, which is to compare the performance of the dynamic comparator circuit using various CMOS technologies. The study aims to identify the most suitable CMOS technology for the dynamic comparator circuit based on its speed, power consumption, and noise characteristics.

The document further discusses the significance of the study, which is to provide a comprehensive analysis of the dynamic comparator circuit using various CMOS technologies. The study can help designers select the most appropriate CMOS technology for their specific application, leading to improved performance and reduced power consumption.

In summary, the introduction section of the document provides an overview of the dynamic comparator circuit and its implementation using various CMOS technologies. The study aims to compare the performance of

the dynamic comparator circuit using different CMOS technologies and identify the most suitable technology for the circuit based on its speed, power consumption, and noise characteristics.

CMOS dynamic comparators are crucial components in analog and mixed-signal integrated circuits, offering high-speed, low-power operation. Their motivation stems from the demand for faster, more efficient analog-to-digital converters (ADCs) and other signal processing circuits.

As technology advances, the future scope of CMOS dynamic comparators lies in further improving their speed, power efficiency, and accuracy to meet the growing demands of applications like high-speed communication systems, sensor interfaces, and portable devices. Moreover, with the increasing integration of analog and digital functionalities in system-on-chip designs, dynamic comparators will continue to play a vital role in achieving optimal performance.

Most of the real world signals have analog behavior. In order to convert these analog signals to digital, we need an analog to digital converter (ADC). In the architecture of ADC's, comparators are the fundamental blocks. The usage of these dynamic comparators are maximized because of demand for low-power, area efficient and high-speed ADC's. The dynamic comparator performance depends on technology that we used. This paper presents the design and analysis of dynamic comparators. Based on the analysis, designer can obtain a new design to trade-off between speed and power. In this paper, a p-MOS latch is present along with a pre-amplifier. p-MOS transistors were used as inputs in pre-amplifier and latch. The circuit operates by specific clock pattern. At reset phase, the circuit undergoes discharge state. During evaluation phase, after achieving enough pre-amplification gain, the latch is activated. The cross coupled connection in the circuit enhances the amplification gain and reduces the delay. This design has optimum delay and reduces the excess power consumption. The circuit simulations are done by using mentor graphics tool having 250 nm CMOS technology. Index Terms: Analog to digital converter (ADC), static comparator, dynamic comparator, two-stage comparator, low-power, high-speed.

Fast operative comparator design in CMOS technologies is challenging work at low supply voltage. a new design of a low power ultra-high-speed dynamic latched comparator has been proposed for ADCs and bioimplantable circuits, by trade-off between speed and power. In this proposed comparator, a NAND latch circuit has been used in the latching stage which results in both high-speed operation and low power dissipation. An analytical expression ensure that the delay time is significantly decreased. Simulation results in Cadence Virtuoso

Analog Design Environment exhibit that proposed comparator consumes only 8.42 µW per conversion and 224 ps time delay at 0.8 V supply. Maximum clock frequency is achieved 4 GHz at 0.8 V supply. In comparison, 38.98% of power consumption and 62.56% of time delay of conventional double-tail dynamic latched comparator ensure the better performance of the proposed comparator.

"Dynamic comparators are pivotal components in high-speed analog-to-digital converters (ADCs) and other mixed-signal integrated circuits, where, Variation in gate length affects dynamic comparators not just in terms of reductions in power and latency but also in terms of the power-delay product (PDP), which is an important measure of integrated circuit energy efficiency. Shorter gate lengths provide faster switching speeds and shorter propagation delays within the comparator by reducing channel lengths and parasitic capacitances. Additionally, since transistors may run more effectively at lower threshold voltages and shorter gate lengths—particularly in the subthreshold region where leakage currents are minimized, lower threshold voltages with shorter gate lengths also lead to lower power consumption. As a result, there is a reduction in both static and dynamic power dissipation, which leads to overall lower power consumption. In order to create high-performance analogue and energy-efficient dynamic comparators, gate length optimization thus becomes a crucial component in the design and optimization of dynamic comparators.

## **CHAPTER 2**

## 2. LITERATURE SURVEY

#### 2.1 EXISTING METHODS

Conventional comparator is one of the existing methods, it consists pre-amplifier and latch-up stages. To charge the output nodes of the latch-up stage to VDD and discharge the output nodes of the first stage pre-amplifier stage to GND before comparison, the comparator state is reset by setting clk = 1 and clkn = 0. Then, in the evaluation phase, the comparison is started by setting clk = 0 and clkn = 1. The output voltages of the pre-amplifer, gradually start to rise, while the magnitude of the differential input voltage, depends somehow on the growth rate of voltage input and output In other words, the voltages of the output nodes in the pre-amplifer stage grow gradually according to the differential input voltage. The latch stage is activated when the output voltages of the pre-amplifier reach the threshold voltage of an NMOS transistor. Therefore, the positive feedback nature of the latch stage allows the quick amplification of the differential voltage till the latch is locked. Accordingly, both output voltages of the first stage rise to VDD, while only one output terminal of the latch stage reaches VDD and the other one drops to GND.

In the existing methods, dynamic comparators with regenerative feedback are commonly used in high-speed Analog-to-Digital Converters (ADCs) and can be easily designed. However, these comparators typically require high accuracy timing clock signals, maximum drive current, and high power. To address these limitations, a new dynamic comparator has been proposed that uses low power and reduces delay. This comparator is designed and simulated in Cadence gpdk 180 nm Technology at 1.8 Voltage Supply. The post-layout simulation results in 180 nm CMOS technology show a reduction in power consumption by 58% and delay time by 41%.

Dynamic comparators can be implemented using various CMOS technologies, each with its advantages and disadvantages. The selection of the appropriate CMOS technology for the dynamic comparator circuit can significantly impact its performance, including its speed, power consumption, and noise characteristics.

In existing dynamic comparator circuits have limitations in terms of power consumption and delay time.

A new dynamic comparator has been proposed that addresses these limitations by reducing power consumption and

delay time. Dynamic comparators can be implemented using various CMOS technologies, and the selection of the appropriate technology can significantly impact the circuit's performance.

Dynamic comparator circuits are critical components in high-speed ADCs, and various CMOS technologies have been employed to optimize their performance. The existing methods for designing dynamic comparators in CMOS technology focus on several key aspects:

**Kickback Noise Mitigation:** One of the primary concerns in comparator design is the kickback noise that occurs due to the charging and discharging of parasitic capacitances when the output switches states. Techniques such as using a sampling switch or a regenerative latch can help mitigate this noise, ensuring the integrity of the signal decision.

**Low-Power Operation:** For applications like biomedical devices, where power efficiency is paramount, dynamic comparators are designed to operate at low voltages, typically around 1V, while maintaining high speed. This is achieved through careful transistor sizing, biasing techniques, and the use of low-threshold voltage devices where appropriate.

**High-Speed Performance:** The speed of a dynamic comparator is crucial for high-resolution and high-sampling rate ADCs. Designers often use advanced CMOS processes with smaller feature sizes (e.g., 45nm) to reduce parasitic capacitances and improve switching speeds. Additionally, the use of multi-stage architectures, such as a pre-amplifier followed by a latch, can enhance the overall speed of the comparator.

**Noise Reduction:** To maintain signal integrity, dynamic comparators are designed to minimize the impact of various noise sources. This includes thermal noise, flicker noise, and supply noise. Circuit techniques such as the use of differential structures, careful layout practices, and the incorporation of noise-shaping techniques can help in reducing the effective noise within the comparator's bandwidth.

**CMOS Technology Selection:** The choice of CMOS technology plays a significant role in the performance of dynamic comparators. Different technologies such as bulk CMOS, FD-SOI, and SOI offer distinct advantages in terms of power consumption, speed, and noise characteristics. Designers must evaluate these technologies to select the one that best meets the requirements of their application.

Comparative Performance Analysis: To determine the most suitable CMOS technology for a given application, designers perform comparative performance analyses. This involves simulating and testing dynamic comparators

implemented in different CMOS technologies to compare metrics such as power consumption, speed, noise performance, and area efficiency.

In summary, existing methods for dynamic comparator circuit design in various CMOS technologies focus on reducing kickback noise, achieving low-power operation, maximizing speed, minimizing noise, and selecting the appropriate CMOS technology to meet the specific needs of the application. These methods are continually evolving with advancements in CMOS process technology and innovative circuit design techniques

### 2.2 MOTIVATION AND SCOPE OF THE WORK

**High-Speed Operation**: With the increasing demand for high-speed data processing in applications like wireless communication, image processing, and signal processing, there will be a continuous push for dynamic comparators to operate at even higher speeds. Future designs may explore innovative circuit topologies, advanced fabrication processes, and optimization techniques to achieve faster operation.

**Low-Power Design**: Power efficiency is critical in portable and battery-powered devices such as smartphones, IoT devices, and wearable electronics. Future CMOS dynamic comparators may focus on reducing power consumption while maintaining high-speed performance. Techniques such as sub-threshold operation, supply voltage scaling, and circuit-level innovations (e.g., low-leakage transistors) can be explored to achieve this goal.

**Technology Scaling**: As semiconductor manufacturing technology continues to advance, with the scaling of feature sizes and the adoption of new materials and structures (such as FETs and nanowires), future CMOS dynamic comparators can benefit from enhanced device characteristics, improved transistor performance, and increased integration density. However, challenges such as process variations, reliability issues, and signal integrity may need to be addressed.

**Advanced Applications**: Emerging applications such as artificial intelligence (AI), machine learning (ML), Internet of Things (IoT), and biomedical electronics may require specialized dynamic comparators tailored to their unique requirements, such as ultra-low power consumption, high precision, adaptive operation, and configurability. Future research may explore novel circuit architectures and design methodologies to meet these application-specific needs.

The scope for dynamic CMOS comparators is vast and multidimensional, encompassing advancements in speed, power efficiency, integration, reliability, and specialized applications. Continued research and innovation

in semiconductor device technology, circuit design, and system-level integration will drive the evolution of dynamic comparators to address the evolving demands of diverse electronic systems.

CMOS dynamic comparators are crucial components in analog and mixed-signal integrated circuits, offering high-speed, low-power operation. Their motivation stems from the demand for faster, more efficient analog-to-digital converters (ADCs) and other signal processing circuits.

As technology advances, the future scope of CMOS dynamic comparators lies in further improving their speed, power efficiency, and accuracy to meet the growing demands of applications like high-speed communication systems, sensor interfaces, and portable devices. Moreover, with the increasing integration of analog and digital functionalities in system-on-chip designs, dynamic comparators will continue to play a vital role in achieving optimal performance.

The motivation for exploring dynamic comparators using CMOS technologies lies in their potential advantages over conventional binary comparators, such as reduced interconnect complexity, lower power-delay overhead, and increased reliability. These advantages become more significant as the number of levels increases, making CMOS dynamic comparators particularly suitable for large-scale iterative comparisons in applications such as artificial intelligence, internet-of-things, and multi-input-multi-output systems.

Despite the proven advantages of CMOS dynamic comparators, circuit designers often continue to use binary designs due to a mindset problem. However, the potential for reduced interconnect overhead and associated benefits in complex data converters and processors make CMOS dynamic comparators a promising area of research.

The scope of CMOS dynamic comparators includes exploring new design ideas and optimizing their performance on advanced CMOS technologies. This may involve investigating the use of novel device models, such as those based on emerging nanotechnologies, and developing new circuit architectures that can further reduce power consumption and delay while increasing throughput.

In CMOS comparator is that we have to reduce the circuit area which is one of the important constraints in any VLSI design. The comparator converts analog signal to digital signal with a high sampling frequency. In future both area and time should be reduced so that an external circuit can be built which should reduce the both constraints.

The proposed fully dynamic comparator can be optimized for either the minimum offset voltage or the maximum load drivability at a limited area according to the design specification, searching for the most suitable application can be one topic for the future works. In addition, offset cancellation techniques can be considered for further reduction of the offset voltage.

Moreover, there is a need for developing design automation tools and methodologies that can facilitate the design and verification of CMOS dynamic comparators, particularly for large-scale applications. This may involve developing new algorithms for synthesis, optimization, and verification, as well as integrating these tools with existing design flows for digital circuits. In summary, the motivation and future scope of CMOS dynamic comparators lie in their potential advantages over conventional binary comparators, particularly in large-scale iterative comparisons. Exploring new design ideas, optimizing performance on advanced CMOS technologies, and developing design automation tools and methodologies are some of the key areas of research in this field.

## 2.3 PROBLEM STATEMENT

The power consumption and delay of the dynamic comparator are high with existing technology.

The conventional comparator is not suitable for low-power and high-resolution applications. Conventional comparators can be relatively slow, especially when compared to specialized high-speed comparators or other analog circuitry. This limitation can make them unsuitable for applications requiring extremely fast response times. And the conventional comparators often lack additional features or functions, such as programmable reference voltages, built-in hysteresis, or multiple input channels, which might be required in certain applications. The input impedance of conventional comparators is typically low, which can load the input signals and affect the behavior of the circuit being driven by the comparator.

## CHAPTER - 3

# PROPOSED METHODOLOGY

#### 3.1 DESCRIPTION

The proposed methodology for this research is the Design and Comparative Performance Analysis of Dynamic Comparator Circuit Using Various CMOS Technologies. This project focuses on the development of low voltage and low power circuits and systems, particularly the design of a dynamic comparator circuit.

Complementary Metal-Oxide-Semiconductor (CMOS) technology is a type of semiconductor fabrication process that uses complementary and symmetrical pairs of p-type and n-type MOSFETs for logic functions. It is used for constructing integrated circuit (IC) chips, including microprocessors, microcontrollers, memory chips, and other digital logic circuits. CMOS technology is also used for analog circuits such as image sensors, data converters, RF circuits, and highly integrated transceivers for various types of communication.

CMOS is known for its high noise immunity and low static power consumption. Its series combination draws significant power only momentarily during switching between on and off states, resulting in less waste heat and higher density of logic functions on a chip. CMOS has been the most widely used technology for VLSI chips since the 1980s, with 99% of IC chips fabricated using CMOS technology as of 2011.

The MOSFET, the building block of CMOS technology, was invented by Mohamed M. Atalla and Dawon Kahng at Bell Labs in 1959. CMOS technology was developed by Chih-Tang Sah and Frank Wanlass at Fairchild in 1963. RCA commercialized the technology with the trademark "COS-MOS" in the late 1960s, leading to the standard name "CMOS" for the technology .CMOS technology overtook NMOS logic as the dominant MOSFET fabrication process for VLSI chips in the 1980s and has remained the standard fabrication process for MOSFET semiconductor devices in VLSI chips. The principle of complementary symmetry was first introduced by George Sziklai in 1953 and was further developed by Paul Weimer, John T. Wallmark, and Sanford M. Marcus in the early 1960s.

The dynamic comparator is a fundamental block in many applications, such as Analog-to-Digital Converters (ADCs), and is essential for recovering digital signals from analog signals. The proposed study aims to reduce power dissipation, which is increasing with the scaling down of technologies, by implementing various techniques at different levels of the design process.



Fig3.1 A Block Diagram dynamic comparator

The methodology involves designing the dynamic comparator circuit in three CMOS technologies, evaluating its performance in various applications, conducting a comparative analysis with a conventional comparator.

- 1. **Introduction to the Dynamic Comparator**: Start by introducing the concept of a dynamic comparator and its significance in various electronic applications.
- 2. **Design Specifications**: Define the specific requirements and specifications for the dynamic comparator, such as speed, power consumption, and accuracy.
- 3. **CMOS Technology Selection**: Explain the rationale behind selecting a particular CMOS technology for the comparator design. Consider factors like process node, voltage supply, and available resources.
- 4. **Schematic Design**: Describe the process of designing the comparator's schematic using CMOS components. Discuss the choice of transistor sizes, biasing circuits, and other essential components.
- 5. **Simulation and Verification**: Detail the simulations and analyses performed to verify the design's functionality. This may include transient simulations, DC and AC analyses.

- 6. **Testing and Characterization**: Describe the testing procedures used to measure the actual performance of the fabricated comparator, including parameters like speed, power consumption, and accuracy.
- 7. **Performance Optimization**: Discuss any iterative steps taken to optimize the comparator's performance based on test results and simulations.
- 8. **Power Supply and Delay**: Address the handling of power supply noise, delay and other relevant issues.
- 9. **Reliability and Robustness Analysis**: Explain how the comparator design accounts for reliability and robustness in real-world operating conditions.
- 10. Comparison with Existing Solutions: Compare your dynamic comparator's performance and characteristics with existing Conventional comparator designs.

#### **CONVENTIONAL COMPARATOR**




Fig. 3.2. Pre-amplifier and Latch stages of conventional comparator

Fig. 3.2. shows a two-stage conventional comparator. This circuit's first and second stages of the comparator are a pre-amplifier and a latch structure, respectively. Before comparing, the comparator state is reset by setting clk = 1 and clkn = 0 in order to charge the output nodes of the latch stage to VDD and discharge the output nodes of the pre-amplifier stage to GND. The comparison is then initiated in the evaluation phase by setting clkn = 1 and clk = 0.

The first stage's output voltages, Vfp and Vfn, gradually start to rise and the differential input voltage's magnitude represented by VIP and VIN depends on how quickly Vfp and Vfn were growing. When the pre-

amplifier output voltages reach an NMOS transistor's threshold voltage (M10, M11), then the latch stage is activated. Therefore, the differential voltage can be amplified quickly until the latch is locked because of the positive feedback characteristic of the latch stage. As a result, both output voltages of the first stage reach to VDD, whereas only one output terminal of the latch stage reaches VDD and the other goes to GND. The M3 and M4 input transistors are designed to be large-sized for high-resolution applications. Large-sized input transistors can be used to achieve a low offset voltage. As previously stated, during the evaluation and reset phases the preamplifier stage's output nodes are charged to VDD and discharged to GND. As a result, a low-offset criteria is required for the first stage's large sized transistors, resulting in high-rate power consumption. Such a trade-off suggests that conventional comparators are unsuitable for low-power, high-resolution applications.

In the context of dynamic comparator circuits, a conventional comparator typically refers to a comparator that uses a single-stage topology. This type of comparator consists of a differential amplifier followed by a decision-making stage, such as a latch or a flip-flop. The differential amplifier amplifies the difference between the input signals, while the decision-making stage generates a digital output based on the amplified signal.

Single-stage comparators have the advantage of being simple and easy to design, but they may suffer from limitations such as low gain, high power consumption, and low input-referred noise. These limitations can be addressed by using a two-stage comparator, which consists of a preamplifier stage followed by a decision-making stage. The preamplifier stage amplifies the input signals, while the decision-making stage generates the digital output.

In the paper you mentioned, the proposed dynamic comparator uses a two-stage topology, which provides better performance than a single-stage comparator. The two-stage topology allows for higher gain, lower power consumption, and lower input-referred noise compared to a single-stage comparator. However, the two-stage topology may introduce additional delay due to the extra stage.

In summary, a conventional comparator in the context of dynamic comparator circuits typically refers to a single-stage comparator, which consists of a differential amplifier and a decision-making stage. However, two-stage comparators, such as the one proposed in the paper, can provide better performance at the cost of additional delay.

#### DYNAMIC COMPARATOR




Fig. 3.3. Pre-amplifier and Latch stages of dynamic comparator

The Fig. 3.3. shows the dynamic comparator circuit, which consists of "pre-amplifier" and "latch" stages controlled by clk signals. Now performance of the dynamic comparator circuit is briefly described below. During the evaluation phase, when clk=0 in the pre-amplifier stage, M3 and M4 are turned off and MC1 and MC2 are turned on, resulting in a cross-coupled structure. As a result, the supply voltage (VDD) is reached by the pre-charged nodes "fn" and "fp". During the reset phase, M3 and M4 are ON when clk = 1, whereas, "fn" and "fp" are discharging at distinct rates that are proportionate to their input voltages. Assuming VIN >VIP, the "fn" and "fp" nodes discharge at various rates gradually due to varying currents generated by M1 and M2. The "fn" node discharges quicker than the "fp". When the clock signal is asserted (clk = 1), the nodes labeled "Outp" and "Outn" are grounded through the transistors M7 and M8. During this stage, Mtail is kept deactivated to prevent any current flow through the circuit, thereby lowering power consumption. Consequently, the state of the transistors M5 and M6 is inconsequential since they remain deactivated, interrupting the direct connection between the latch and pre amplifier stages. As a result, all parasitic transistors linked to the latch's output are depleted, leading to reduced error at the output.M7 and M8 are OFF and have no function in the circuit when clk = 0. Additionally, Mtail turns on and starts the latch stage. When "fn" and "fp" begin to discharge at different rates for clk = 1 (Vfp>Vfn), and

we assume that Mtail is ON, we see that the current flowing through M5 is significantly greater than the current flowing through M6 (VSM5>VSM6). As a result, "Outn" produces a higher voltage than "Outp." Lastly,

back-to-back inverters receive these two generated voltages, which are used to charge "Outn" to VDD and discharge "Outp" to GND. Lastly, back-to-back inverters receive these two generated voltages, which are used to charge "Outn" to VDD and discharge "Outp" to GND. Better delay and power characteristics can be achieved by improving the pre-amplifier's performance and including a mid-stage in the latch structure. There is less delay in this architecture because the latch stage's output nodes' charge and discharge processes are fastened.

A dynamic comparator is a type of comparator circuit that uses a dynamic latch to make a decision based on the input signals. It is called a dynamic comparator because it uses a dynamic latch, which is a latch that is only active during the clock cycle. Dynamic comparators have several advantages over conventional comparators. They have a faster response time due to the dynamic latch, which can be designed to have a lower delay than a conventional latch. They also have lower power consumption because the dynamic latch only consumes power during the clock cycle. Additionally, dynamic comparators can have a higher input impedance than conventional comparators, which can be beneficial in some applications. Dynamic comparators can be implemented using various CMOS technologies, such as bulk CMOS, fully-depleted silicon-on-insulator (FD-SOI), and silicon-on-insulator (SOI). The choice of technology can affect the performance of the dynamic comparator, such as its power consumption, delay, and noise.

In the paper you mentioned, the proposed dynamic comparator uses a two-stage topology with a complementary differential pair in the input stage. This design improves the offset voltage and comparison speed compared to conventional dynamic comparators. The paper also presents equations related to the delay time and input-referred offset voltage of the proposed structure, and identifies the effective parameters to reduce them.

In summary, a dynamic comparator is a type of comparator circuit that uses a dynamic latch to make a decision based on the input signals. It has several advantages over conventional comparators, such as faster response time, lower power consumption, and higher input impedance. Dynamic comparators can be implemented using various CMOS technologies, and the choice of technology can affect the performance of the comparator.

In many analogue and mixed-signal integrated circuits, dynamic comparators are essential components for applications demanding accurate signal comparison. It is crucial to comprehend the dynamics of their power consumption in order to maximize circuit efficiency and performance. Comparators dynamic power consumption is mostly caused by internal capacitances being charged and discharged during signal comparison. This power dissipation is greatly influenced by factors like capacitive load and operating frequency; greater loads and higher frequencies result in more power overhead. One of the main factors influencing power utilization is clock signals, which are necessary for managing internal activities. Increased power draw is the result of bigger loads or higher clock frequencies. Reducing total power dissipation requires controlling clock related power overheads.

Power consumption in a dynamic comparator circuit can be estimated by combining dynamic and static power components.

**1.Dynamic Power Consumption**: The main cause of dynamic power consumption in a comparator is the charging and discharging of internal capacitances. The following formula can be used to determine the dynamic power consumption: Pdynamic =  $1.2 \text{ Cload} \times \text{VDD2} \times \text{fclk} \times \alpha \text{ Cload}$  is the total capacitive load seen by the comparator. VDD is the supply voltage. fclk is the clock frequency.  $\alpha$  is the activity factor, representing the fraction of time the output is switching. The power consumed by CMOS circuits is expounded. The total power consumption Ptotal in a CMOS circuit can be classified into two types—viz, the dynamic power Pdynamic and static power Pstatic . Dynamic power refers to the power dissipated by the circuit when it is operating. It is induced by the switching activities, which take place at the nodes, and the short-circuit current formed at the transition state of the logic switch. Static power, on the other hand, occurs when the circuit is idle. It is caused mainly by the subthreshold and gate leakage currents. Since dynamic power takes up a significant fraction of the overall power consumption, different approaches have been developed to minimize it. The approaches focus on the reduction of the supply voltages, clock frequencies, or dynamic effective capacitance. By studying the activity factors of the design modules, the approaches can be applied to those with high power consumption.

In summary, dynamic power consumption in a dynamic comparator can be reduced by employing techniques such as clock gating, dynamic voltage scaling, dynamic threshold voltage scaling, multi-Vdd design, dynamic body biasing, dynamic power shutdown, and dynamic frequency scaling. These techniques aim to minimize the switching activity of the transistors and the voltage swing of the transistors, leading to reduced dynamic power consumption and increased energy efficiency.

**2.Static Power Consumption:** Static power consumption arises from leakage currents in transistors and subthreshold leakage. The static power consumption can be estimated using the following formula: Pstatic =

Ileakage × VDD Ileakage is total leakage current. VDD is the supply voltage. Static power consumption is a critical concern in modern CMOS circuits, especially in low-power applications. Unlike dynamic power consumption, which occurs during circuit operation, static power consumption occurs even when the circuit is inactive or not performing any computational tasks. This power consumption is caused by current leakage through the transistors, which can lead to significant energy waste and reduced battery life in portable devices.

Several factors contribute to static power consumption in CMOS circuits, including subthreshold leakage, gate leakage, and junction leakage. Subthreshold leakage occurs when a transistor is in the off state but still allows a small current to flow due to thermal excitation. Gate leakage occurs when a voltage is applied to the gate terminal, causing a small current to flow through the gate oxide. Junction leakage occurs when a voltage is applied to the drain or source terminal, causing a current to flow through the junction between the semiconductor material and the substrate.

To reduce static power consumption, several techniques can be employed, including stacking transistors, retention strategies, multiple threshold voltage (MTV) techniques, body biasing, power gating, dynamic voltage scaling (DVS), and process optimization. By carefully designing the circuit to suppress current leakage, static power consumption can be minimized, leading to improved energy efficiency and longer battery life in portable devices. However, it is important to note that reducing static power consumption may come at the cost of increased circuit complexity and design time, making it a trade-off between power consumption and circuit performance.

#### **A.Total Power Consumption:** The total power consumption is the sum of dynamic and static power:

P total = P dynamic+ P static

This shows how much power the dynamic comparator circuit uses overall when operating under the given parameters. Additional Considerations: Any other power consumption sources, such as auxiliary circuitry or clock distribution networks, must be taken into consideration. To further reduce power consumption, optimization techniques including transistor size, clock gating, and low power design methodologies can be used, depending on the particular design requirements and restrictions. In further sections we will discuss about gate length variation (technology variation) to reduce power consumption.

**B.Delay:** The dynamic comparator delay, which is critical for accurate signal comparison, is determined by internal node charging and discharging times, clock signal timing limitations, and connection delays. Transistor size influences switching speed, whereas process and temperature variations introduce variability. Optimisation entails making trade-offs between power consumption and size overhead, necessitating meticulous planning for desired performance in analogue and mixed-signal integrated circuits. The clock gating and dynamic scaling of voltage are two techniques that can be used to effectively regulate delays. In comparators, delay is defined as sum of the latch and pre-amplifier stages. As a result, the comparator's delay is expressed as:

T comp = T pre-amp + T latch

T pre-amp = is the time delay of pre-amplifier stage

T latch = is the time delay of latch stage.

The delay in a dynamic comparator circuit is an important parameter that affects the overall performance of the circuit. In the context of dynamic comparators implemented using various CMOS technologies, the delay time is

the time taken for the comparator to make a decision based on the input signal. A lower delay time is desirable for high-speed applications.

In the paper you mentioned, the proposed dynamic comparator has a delay time of 42.7 ps, which is decreased compared to conventional dynamic comparators. This is achieved through the use of a complementary differential pair in the input stage, which improves the offset voltage and comparison speed. Additionally, the paper presents equations related to the delay time and input referred offset voltage of the proposed structure, and identifies the effective parameters to reduce them. Other techniques to reduce delay time in dynamic comparators include using a three-phase clock pattern, employing a delayed clock signal, utilizing a diode-connected transistor as a voltage limiter, and combining the preamplifier and latch stages. However, these techniques may have trade-offs in terms of power consumption, offset voltage, and common-mode voltage dependency.

In summary, reducing delay time is an important consideration in the design of dynamic comparators using various CMOS technologies, and several techniques can be employed to achieve this goal.

### **CHAPTER 4**

## **RESULT**

### **TECHNOLOGY VARIATION:**

"Dynamic comparators are pivotal components in high-speed analog-to-digital converters (ADCs) and other mixed-signal integrated circuits, where, Variation in gate length affects dynamic comparators not just in terms of reductions in power and latency but also in terms of the power-delay product (PDP), which is an important measure of integrated circuit energy efficiency. Shorter gate lengths provide faster switching speeds and shorter propagation delays within the comparator by reducing channel lengths and parasitic capacitances.

**Power Consumption Reduction:** Using a variety of methods, gate length reduction affects how much power dynamic comparators use. First off, transistor threshold voltages are inversely correlated with shorter gate lengths. Transistors can function more effectively at lower threshold voltages, especially in the subthreshold region when leakage currents are at their lowest. Static and dynamic power dissipation are reduced as a result of this threshold voltage drop. Furthermore, shorter gate lengths result in less power loss during switching events by lowering the capacitance connected to the transistors. Therefore, in dynamic comparators, a significant reduction in both static and dynamic power consumption is achieved through gate length reduction.

Power consumption reduction is a critical aspect of dynamic comparator design in CMOS technology. The following techniques can be employed to reduce power consumption:

**Dynamic Biasing**: Dynamic biasing is a technique that adjusts the bias voltage of the transistors based on the input signal amplitude. This reduces the power consumption of the comparator by minimizing the static power dissipation.

**Adaptive Voltage Scaling (AVS):** AVS is a technique that adjusts the supply voltage of the comparator based on the input signal amplitude. This reduces the power consumption of the comparator by minimizing the dynamic power dissipation.

**Dynamic Threshold Voltage Scaling (DTVS)**: DTVS is a technique that adjusts the threshold voltage of the transistors based on the input signal amplitude. This reduces the power consumption of the comparator by minimizing the static power dissipation.

**Gated Clocking**: Gated clocking is a technique that turns off the clock signal when the comparator is not in use. This reduces the power consumption of the comparator by minimizing the dynamic power dissipation.

**Multi-threshold CMOS** (**MTCMOS**): MTCMOS is a technique that uses low-threshold voltage transistors for the high-speed circuitry and high-threshold voltage transistors for the low-power circuitry. This reduces the power consumption of the comparator by minimizing the static power dissipation.

**Body Biasing**: Body biasing is a technique that adjusts the body voltage of the transistors based on the input signal amplitude. This reduces the power consumption of the comparator by minimizing the static power dissipation.

Power Gating: Power gating is a technique that turns off the power supply to the comparator when it is not in use. This reduces the power consumption of the comparator by minimizing the static power dissipation.

**Dynamic Power Management** (DPM): DPM is a technique that dynamically adjusts the power supply voltage and frequency of the comparator based on the input signal amplitude and the required speed. This reduces the power consumption of the comparator by minimizing the dynamic and static power dissipation.

In summary, power consumption reduction in dynamic comparator design in CMOS technology can be achieved through various techniques, including dynamic biasing, adaptive voltage scaling, dynamic threshold voltage scaling, gated clocking, multi-threshold CMOS, body biasing, power gating, and dynamic power management. These techniques aim to minimize the static and dynamic power dissipation of the comparator, leading to reduced power consumption and increased energy efficiency.




Fig. 4.1. Power Consumption vs Gate Length

The above figure shows that power consumption decreases with gate length,. These findings highlight the crucial impact of gate length and temperature in influencing power consumption inside semiconductor devices, requiring a better knowledge for effective device design and optimization.

**Delay Reduction:** Reducing the gate length in dynamic comparators results in lower channel lengths for MOSFET transistors. This decrease in channel length shortens the time it takes for charges to pass over the channel during switching events. Thus, the comparator's propagation delay decrease, resulting in faster switching rates. In addition to lowering parasitic capacitances connected to the transistors, and also improve the effectiveness of node charging and discharging procedures during comparator operation. Overall, there is a noticeable decrease in delay due to the developments in transistor properties and interconnects.




Fig. 4.2. Delay vs Gate Length T

The above figure shows that the delay decreases with respect to gate length and increases with increasing temperature. This is because increasing temperature causes greater scattering of charge carriers and affects transistor threshold voltage, resulting in longer propagation times and, as a result, increasing delay in semiconductor devices. These findings highlight the complex interaction of gate length and temperature in determining delay characteristics, emphasizing the importance of taking these aspects into account when designing semiconductors.

Power delay product: In dynamic comparators, reducing the gate length concurrently lowers power consumption and latency. This leads to a significant reduction in the comparator's overall Power-Delay Product (PDP), which measures its energy efficiency. In dynamic comparator circuits, designers can ensure efficient operation and lower energy consumption by optimizing gate length, which effectively minimizes the PDP. In summary, reducing gate lengths in dynamic comparators results in shorter channel lengths, smaller parasitic capacitances, and lower transistor threshold voltage. The enhancement of dynamic comparators' performance and energy efficiency can be

achieved by the implementation of gate length optimization, since this technique leads to a reduction in propagation delays and power consumption.

Power delay product (PDP) is a metric used to evaluate the energy efficiency of a digital circuit, including comparators. It is defined as the product of the power consumption and the delay of the circuit. In the context of electronic design, PDP is an important factor to consider when optimizing for power consumption and performance.

In a CMOS circuit, the PDP for a 0-to-1-to-0 computation cycle is given by the equation CL·VDD^2, where CL is the load capacitance and VDD is the supply voltage. This means that reducing the supply voltage can help lower the PDP, which is beneficial for low-power applications. However, it is important to note that lowering the supply voltage can also result in slower circuit operation, which can negatively impact performance. Therefore, it is often necessary to find a balance between power consumption and performance when optimizing for PDP.

Another metric that is sometimes used instead of PDP is the energy-delay product (EDP), which is the product of the energy consumption and the delay of the circuit. EDP can be a more useful metric in some cases, as it takes into account both power consumption and performance.

In CMOS circuits, the delay is inversely proportional to the supply voltage, which means that lowering the supply voltage will increase the delay. Consequently, EDP is proportional to the supply voltage in CMOS circuits. Therefore, reducing the supply voltage can help lower both PDP and EDP, but it is important to carefully consider the trade-offs between power consumption, performance, and delay.

When comparing different types of comparators, it is important to consider their PDP and EDP values, as these can vary significantly depending on the design and implementation. For example, dynamic comparators typically have lower delay times than conventional comparators, but they can consume more power during switching, which can increase their PDP and EDP values.

PDP is a useful metric for evaluating the energy efficiency of digital circuits, including comparators. Reducing the supply voltage can help lower PDP, but it is important to carefully consider the trade-offs between power consumption, performance, and delay. EDP is another metric that can be used to evaluate the energy efficiency of digital circuits, taking into account both power consumption and performance. When comparing

different types of comparators, it is important to consider their PDP and EDP values, as these can vary significantly depending on the design and implementation.




Fig. 4.3. Power Delay Product vs Gate Length

The above figure shows the Power delay product (PDP) is consistently decreasing with respect gate length, since gate length reduction cause power consumption and delay to diminish. As a result, power delay product has been reduced.

Conventional comparator VS Dynamic comparator: It's important to understand the key differences between conventional and dynamic comparators when comparing them in terms of delay, power consumption, and power-delay product (PDP): Conventional comparators use static latching mechanisms to compare. They have set reference voltage and work in a single mode; therefore, design is quite basic. Because of their static nature,

conventional comparators frequently have longer propagation delays than dynamic comparators. While they may consume less dynamic power during steady-state operation, the continual biassing of transistors might result in high static power consumption. Dynamic comparators use dynamic latching techniques, like pre-charging and evaluation, to compare input signals. They frequently include dynamic biassing and adaptive reference voltages, which causes faster operation and higher performance. Because of their dynamic nature and optimized design, dynamic comparators have low propagation delay than conventional comparators. However, dynamic comparators may require more dynamic power during operation, particularly during transient phases, due to the increased charging and discharging of internal nodes. The Power-Delay Product (PDP) is a measure of how much energy a comparator uses to complete its operation and how fast it can do it. The power-delay product considers both the amount of energy consumed and the speed with which a comparator can perform its function. Different types of comparators optimize this trade-off in different ways to fulfil the unique requirements of various applications.

In terms of delay, dynamic comparators generally have faster response times than conventional comparators due to their dynamic latch design. However, the delay in dynamic comparators can be affected by the input signal amplitude, with longer delay times for smaller input signal amplitudes. On the other hand, conventional comparators have a more consistent delay time that is less dependent on the input signal amplitude. Regarding power consumption, dynamic comparators typically consume less power than conventional comparators due to their lower static power consumption. However, dynamic comparators can have higher power consumption during switching due to their larger transient currents.

Dynamic comparators offer faster response times and lower static power consumption than conventional comparators, but they can have higher power consumption during switching and their delay time can be affected by the input signal amplitude.

#### Conventional comparator VS Dynamic comparator (Delay):




Fig. 4.4. Differences between conventional and dynamic comparators in Delay

Delay is an important performance metric for comparators, and the delay difference between conventional and dynamic comparators can be significant. Conventional comparators are typically based on a static latch or flip-

flop, which requires a clock signal to make a decision. The delay in a conventional comparator is primarily determined by the propagation delay of the logic gates and the latch or flip-flop. The delay is relatively constant and independent of the input signal amplitude .On the other hand, dynamic comparators use a dynamic latch, which is based on a capacitor and a switch. The switch is closed for a short period to charge the capacitor, and the voltage on the capacitor is compared to a reference voltage to make a decision. The delay in a dynamic comparator

is primarily determined by the charging time of the capacitor, which depends on the input signal amplitude and the capacitance value.

As a result, dynamic comparators can have a lower delay than conventional comparators for large input signal amplitudes, since the charging time of the capacitor can be much shorter than the propagation delay of the logic gates. However, for small input signal amplitudes, the charging time of the capacitor can be longer, leading to a higher delay than conventional comparators.

In summary, the delay difference between conventional and dynamic comparators is primarily due to the different decision-making mechanisms used in each type of comparator. Conventional comparators use a static latch or flip-flop, while dynamic comparators use a dynamic latch based on a capacitor and a switch. The charging time of the capacitor in a dynamic comparator depends on the input signal amplitude, leading to a lower delay for large input signal amplitudes and a higher delay for small input signal amplitudes.

### **Delay:**

**Conventional Comparators:** These comparators typically have a static latch or flip-flop and are clocked. The delay in conventional comparators is determined by the propagation delay of the logic gates and the latch. This delay is relatively constant regardless of the input signal amplitude.

**Dynamic Comparators:** Dynamic comparators use a dynamic latch that operates only during the clock cycle. The delay in dynamic comparators is primarily due to the charging time of the capacitor in the latch, which is dependent on the input signal amplitude. For large input signals, dynamic comparators can achieve lower delay times than conventional comparators due to faster charging times.

### **Conventional comparator VS Dynamic comparator (Power Consumption):**




Fig. 4.5. Differences between conventional and dynamic comparators in Power Consumption

Conventional comparators typically consume more power than dynamic comparators due to their static power consumption. In contrast, dynamic comparators have minimal static power consumption since they only consume power during the switching transient. However, dynamic comparators can have higher power consumption during switching due to their larger transient currents. In the context of the document, the proposed dynamic comparator has a power consumption of 381  $\mu$ W, while the power consumption of conventional comparators is not explicitly stated. However, the document highlights the significance of low power consumption in dynamic comparators, particularly in high-speed and low-power applications.

Moreover, the document discusses various techniques to reduce power consumption in dynamic comparators, such as using a three-phase clock pattern, delayed clock signal, diode-connected transistor as a voltage limiter, and combining the preamplifier and latch stages. These techniques aim to reduce power consumption while maintaining high speed and low offset voltage.

In summary, dynamic comparators generally consume less power than conventional comparators due to their minimal static power consumption. However, dynamic comparators can have higher power consumption during switching due to larger transient currents. The document proposes a dynamic comparator with a power consumption of 381  $\mu$ W, which is lower than the power consumption of some conventional comparators. Additionally, the document discusses various techniques to reduce power consumption in dynamic comparators further.

## **Power Consumption:**

**Conventional Comparators:** These comparators often consume more power due to static power consumption, which occurs even when the comparator is not actively switching. This is a result of leakage currents in the CMOS technology.

In terms of power consumption, conventional comparators can vary depending on their topology and design specifics. However, they typically consume power continuously, even when not actively comparing inputs, due to biasing currents and leakage currents in the transistors. This continuous power consumption can be significant, especially in low-power applications where energy efficiency is crucial. Overall, while conventional comparators may consume significant power continuously, adopting dynamic comparator designs and leveraging advanced process technologies can help mitigate power consumption and improve energy efficiency in analog and mixed-signal integrated circuits.

**Dynamic Comparators:** Dynamic comparators consume power primarily during the switching transient, leading to lower static power consumption. However, they may draw higher currents during switching, which can lead to higher power consumption during active operation compared to conventional comparators under certain conditions.




Fig. 4.6. Differences between conventional and dynamic comparators in PDP

Dynamic comparators generally have a lower power-delay product (PDP) compared to conventional comparators. This is because dynamic comparators have a lower delay due to their regenerative feedback mechanism, which allows them to quickly settle to a digital output. However, dynamic comparators can consume more power due to their regenerative feedback mechanism, which can cause higher power consumption during switching. In the paper you mentioned, the proposed dynamic comparator has a PDP of 6.597 fJ, while the PDP of a conventional comparator is not explicitly stated. However, the paper highlights the significance of low power consumption and low delay in dynamic comparators, particularly in high-speed and low-power applications.

Moreover, the paper discusses various techniques to reduce power consumption and delay in dynamic comparators, such as using a mid-stage latch circuit, avoiding direct connection between the pre-amplifier and latch stages, reducing charging and discharging delays at the latching nodes, and using a different clock pattern. These techniques aim to reduce PDP while maintaining high speed and low offset voltage.

Dynamic comparators can have a lower PDP compared to conventional comparators due to their lower delay and regenerative feedback mechanism. However, dynamic comparators can consume more power during switching, which can increase PDP. The paper proposes a low-power dynamic comparator with a PDP achieved through various techniques to reduce power consumption and delay.

**Conventional Comparators:** Generally preferred for applications where speed is not the primary concern and where low power consumption is critical. They are also less sensitive to common-mode voltage variations.

**Dynamic Comparators:** Preferred for high-speed applications due to their potential for lower delay times. They are also suitable for low-power applications because of their minimal static power consumption. However, they can be more sensitive to common-mode voltage variations and kickback noise.

It's important to understand the key differences between conventional and dynamic comparators when comparing them in terms of delay, power consumption, and power-delay product (PDP): Conventional comparators use static latching mechanisms to compare. They have set reference voltage and work in a single mode; therefore, design is quite basic. Because of their static nature, conventional comparators frequently have longer propagation delays than dynamic comparators. While they may consume less dynamic power during steady-state operation, the continual biassing of transistors might result in high static power consumption. Dynamic comparators use dynamic latching techniques, like pre-charging and evaluation, to compare input signals. They frequently include dynamic biassing and adaptive reference voltages, which causes faster operation and higher performance. Because of their dynamic nature and optimized design, dynamic comparators have low propagation delay than conventional comparators.

However, dynamic comparators may require more dynamic power during operation, particularly during transient phases, due to the increased charging and discharging of internal nodes. The Power-Delay Product (PDP) is a measure of how much energy a comparator uses to complete its operation and how fast it can do it. The power-delay product considers both the amount of energy consumed and the speed with which a comparator can perform its function. Different types of comparators optimize this trade-off in different ways to fulfil the unique requirements of various applications.

The above figures shows the key differences between conventional and dynamic comparators when comparing them in terms of delay, power consumption, and power-delay product (PDP). Different types of comparators optimize this trade-off in different ways to fulfil the unique requirements of various applications.

Choosing the right comparator: Conventional comparators aim to optimize either power consumption or speed. This implies they may prioritize energy efficiency (using less power) or speed. For example, a typical comparator optimized for low power consumption may sacrifice some speed in order to attain low power consumption. Dynamic comparators will aim to optimize power consumption and speed, but in a different approach. Using dynamic approaches, they frequently aim to achieve the optimal balance between speed and power usage. These dynamic approaches may allow the comparator to run faster while keeping power consumption below acceptable bounds. Dynamic comparators, like static comparators, seek to optimize power consumption and speed, but in a different way. They frequently use dynamic approaches to achieve the best possible balance of power usage and speed. specific Depending on your application requirements, you may select a kind of comparator over another. If minimizing power consumption is your primary goal and you can tolerate slightly slower operation, a conventional comparator optimized for low power may be a better option. If speed is critical and you can tolerate somewhat higher power consumption, a dynamic comparator may be the way to go because it provides faster operation.

# **CHAPTER 5**

# **CONCLUSION**

### **4.1 CONCLUSION:**

In this work, a dynamic comparator circuit is designed using three different CMOS technologies (PTM-HP Model) and analyzed the performance in terms of propagation delay, power consumption and power delay product (PDP). It is observed that the 16nm CMOS technology (PTM-HP Model) is performing better as compared with 22nm and 32nm CMOS technologies with wide temperature variations. As a result, the 16nm based CMOS dynamic comparator circuit is outperforming w.r.t other two technologies. This analysis result is useful for next generation advanced mixed signal circuit design for IoT application and AI enabled decision making circuit design where speed should be more and power consumption should be less.

In the analog and mixed-signal integrated circuit design, the dynamic comparator holds a significant position due to its advantages in terms of speed, power efficiency, and compactness. This study aimed to analyze and evaluate the performance of a CMOS dynamic comparator in various operational conditions and configurations. Through comprehensive simulations and experimental validations, several key conclusions emerged, shedding light on the strengths and limitations of this important circuit component. One of the primary findings of this study pertains to the speed of the CMOS dynamic comparator. Through extensive transient simulations, it was observed that the comparator exhibits rapid response times, making it well-suited for applications requiring high-speed analog signal processing. This attribute is crucial in systems such as analog-to-digital converters (ADCs) and high-frequency communication circuits, where swift decision-making is paramount. Furthermore, the power consumption of the CMOS dynamic comparator was thoroughly investigated. By analyzing the current consumption under different biasing conditions and input signal levels, insights were gained into the energy efficiency of the comparator. The results indicated that the CMOS dynamic comparator achieves a favorable balance between speed and power consumption, making it a compelling choice for energy-conscious applications where power efficiency is a critical concern. Moreover, the accuracy and precision of the comparator were assessed under various operating conditions. The impact of process variations and mismatch effects on the comparator's performance were quantified. The findings revealed that while the CMOS dynamic comparator demonstrates robustness against process variations, careful design considerations are necessary to mitigate mismatch-induced errors, especially in high-resolution applications.

One of the primary findings of this study pertains to the speed of the CMOS dynamic comparator. Through extensive transient simulations, it was observed that the comparator exhibits rapid response times, making it well-

suited for applications requiring high-speed analog signal processing. This attribute is crucial in systems such as analog-to-digital converters (ADCs) and high-frequency communication circuits, where swift decision-making is paramount. Furthermore, the power consumption of the CMOS dynamic comparator was thoroughly investigated. By analyzing the current consumption under different biasing conditions and input signal levels, insights were gained into the energy efficiency of the comparator. The results indicated that the CMOS dynamic comparator achieves a favorable balance between speed and power consumption, making it a compelling choice for energy-conscious applications where power efficiency is a critical concern.

Moreover, the accuracy and precision of the comparator were assessed under various operating conditions. Through Monte Carlo simulations and statistical analysis, the impact of process variations and mismatch effects on the comparator's performance were quantified. The findings revealed that while the CMOS dynamic comparator demonstrates robustness against process variations, careful design considerations are necessary to mitigate mismatch-induced errors, especially in high-resolution applications.

Additionally, the influence of supply voltage and temperature variations on the comparator's performance was investigated. It was observed that the CMOS dynamic comparator exhibits stable operation over a wide range of supply voltages and temperature conditions, highlighting its suitability for deployment in diverse environmental settings and power supply configurations.

The CMOS dynamic comparator presents a compelling solution for high-speed, low-power analog signal processing applications. Its excellent speed-power trade-off, robustness against process variations, and stability across varying operating conditions make it a valuable building block in modern integrated circuits. However, it is essential to acknowledge the challenges associated with mismatch effects and design complexities, necessitating careful attention to circuit optimization techniques for maximizing performance and reliability. Overall, this study contributes to a deeper understanding of the CMOS dynamic comparator's behavior and its potential implications for future analog and mixed-signal circuit design endeavors.

The study presents a new high-speed low-power dynamic comparator using a complementary differential amplifier combined with a latch and a 3-phase clock pattern to decrease delay time and improve offset voltage. The proposed comparator also utilizes an NMOS switch between the output nodes to reduce delay time further. The comparator is simulated in 65 nm CMOS technology with a 1.2 V power supply and occupies an area of 141.7

μm2. The results show that the clock frequency of the proposed comparator can be 6 GHz with a delay time of 42.7 ps, and a power consumption of 381 μW. The proposed comparator has a higher gain due to the complementary differential amplifier, which leads to improving the delay time, and less dependency on common-

mode voltage variations. The proposed comparator has been shown to have superior performance compared to existing state-of-the-art comparators.

The Comparator design is implemented using stacking technique and the power consumption results are obtained for both the circuits and are compared. The designed comparator has better and reduced power consumption and reduces to 30% compared to that of the power consumed by double-tail dynamic latch comparator circuit. The presented design is a better choice for area efficient and low power applications. Comparator designed using stacking technique has lesser power consumption compared to that of the double tail latch comparator.

The investigation into the 16nm technology of CMOS dynamic comparators revealed several key insights into their performance and suitability for advanced integrated circuit designs. Firstly, the 16nm CMOS dynamic comparator demonstrates remarkable improvements in speed and power efficiency compared to previous technology nodes. The scaled-down dimensions and enhanced transistor characteristics enable higher operating frequencies and lower energy consumption, making it highly attractive for applications demanding high-speed analog signal processing while maintaining energy efficiency, the 16nm CMOS dynamic comparator demonstrates enhanced precision and accuracy, essential for demanding applications such as high-resolution analog-to-digital converters and sensor interfaces. Through detailed characterization and statistical analysis, the comparator's ability to maintain tight voltage thresholds and minimize offset errors was confirmed, ensuring high-fidelity signal processing in critical systems, the 16nm technology of CMOS dynamic comparators represents a significant advancement in analog and mixed-signal integrated circuit design. Its superior speed. power efficiency, robustness against process variations, and precision make it an attractive choice for a wide range of high-performance applications in areas such as telecommunications, data processing, and sensor networks. However, continued research and optimization efforts are necessary to address emerging challenges such as layout parasitic, reliability concerns, and signal integrity issues, ensuring the continued advancement and adoption of this innovative technology.

## **4.2 FUTURE SCOPE:**

Future scope of the "Design and Comparative Performance Analysis of Dynamic Comparator Circuit Using Various CMOS Technologies". As semiconductor technology continues to evolve, researchers can extend the study to include even more advanced CMOS technologies, such as sub-10nm nodes, or emerging technologies like nanoscale devices and beyond CMOS solutions. This would provide insights into the performance and trade-offs of dynamic comparators at the bleeding edge of technology. Dynamic comparators play a critical role in sensor interfaces and analog front-ends for AI and machine learning applications. Research can explore how to optimize comparators for these specific applications, which demand high precision and speed. There is a trend towards integrating analog and digital components on the same chip. Future research can explore the design of dynamic comparators within the context of System-on-Chip (SoC) and Mixed-Signal Integrated Circuits (ICs), taking into account the interactions between analog and digital components.

The future scope of CMOS dynamic comparators -Low Power Designs: With the increasing demand for energy-efficient electronics, there will be a focus on developing dynamic comparators with even lower power consumption to extend battery life in portable devices and IoT applications.

High-Speed Operation: As communication systems evolve to higher data rates, there will be a need for dynamic comparators capable of operating at even faster speeds to keep up with the demands of next-generation wireless standards.

**Sub-Nanometer Technology Nodes**: With the continuous scaling of CMOS technology, dynamic comparators will be designed to operate efficiently at smaller technology nodes, enabling higher integration densities and improved performance.

**Mixed-Signal Integration:** Dynamic comparators will be integrated more seamlessly with digital circuits, enabling the development of complex mixed-signal systems-on-chip (SoCs) for applications such as automotive, medical, and industrial electronics.

**Noise Immunity and Robustness**: Future dynamic comparators will focus on enhancing noise immunity and robustness against process variations and environmental factors to ensure reliable operation in diverse operating conditions.

**Advanced Packaging and System Integration**: Innovative packaging technologies will enable the integration of dynamic comparators with other analog and digital components, facilitating the development of compact, high-performance systems for a wide range of applications.

### **BIBILOGRAPHY**

https://www.researchgate.net/publication/370220188	An	Review of	<b>Dynamic</b>	<b>CMOS</b>	Co m	parators
--	----	-----------	----------------	-------------	------	----------

https://www.sciencedirect.com/science/article/abs/pii/S0026269219301557?via%3Dihub

https://dl.acm.org/doi/10.1016/j.mejo.2019.104603\_https://designers-guide.org/analysis/comparator.pdf

https://ieeexplore.ieee.org/document/4214985 https://ieeexplore.ieee.org/document/6702020

http://www.seas.ucla.edu/brweb/papers/Journals/R&WDec92\_2.pdf

https://ictactjournals.in/paper/IJME\_Vol\_3\_Iss\_4\_Paper\_4\_437\_440.pdf

https://www.researchgate.net/publication/370220188\_An\_Review\_of\_Dynamic\_CMOS\_Co mparators

jcsit.com/docs/Volume%205/vol5issue06/ijcsit20140506287.pdf

esearchgate.net/publication/370220188 An Review\_of\_Dynamic\_CMOS\_Comparators

A dynamic power-efficient 4 GS/s CMOS comparator - ScienceDirect

(PDF) Digital Background Calibration for Pipelined ADCs Based on Comparator Decision Time

Quantization (researchgate.net)

Optimization for offset and kickback-noise in novel CMOS double-tail dynamic comparator: A low-power, high-speed design approach using bulk-driven load - ScienceDirect

Design and analysis of low-power high-speed shared charge reset technique based dynamic latch comparator - ScienceDirect

Design techniques for high-speed, high-resolution comparators | IEEE Journals & Magazine | IEEE Xplore

High-speed low-power comparator for analog to digital converters - ScienceDirect

<u>Clocked comparator for high-speed applications in 65nm technology | IEEE Conference Publication | IEEE Xplore</u>

Analysis and Design of a 32nm FinFET Dynamic Latch Comparator | IEEE Conference Publication | IEEE Xplore

A low power and high speed 45 nm CMOS dynamic comparator with low offset | Brindha | International Journal of Power Electronics and Drive Systems (IJPEDS) (iaescore.com)

Analysis of power in dynamic comparators | IEEE Conference Publication | IEEE Xplore

<u>A low-power high-resolution dynamic voltage comparator with input signal dependent power down</u> <u>technique - ScienceDirect</u>

<u>Design of an Energy efficiency Comparator using Dynamic Cancellation | IEEE Conference Publication | IEEE Xplore</u>

Design of Dynamic Comparator for Low-Power and High-Speed Applications | SpringerLink

An Overview Of Dynamic CMOS Comparators | IEEE Conference Publication | IEEE Xplore

Review of Dynamic Comparators for ADCs | IEEE Conference Publication | IEEE Xplore

(PDF) An Review of Dynamic CMOS Comparators (researchgate.net)

A Review of Improved CMOS Dynamic Comparators | IEEE Conference Publication | IEEE Xplore

A low-power high-speed two-stage dynamic comparator with a new offset cancellation technique in 90

nm CMOS technology | IEEE Conference Publication | IEEE Xplore

A low-power high-resolution dynamic voltage comparator with input signal dependent power down technique - ScienceDirect

An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS process | Analog Integrated Circuits and Signal Processing (springer.com)

(PDF) A 10GH Z Low-Offset Dynamic Comparator for High-Speed and Lower-Power ADC S (researchgate.net)

An Overview Of Dynamic CMOS Comparators | IEEE Conference Publication | IEEE Xplore

A low-power high-speed two-stage dynamic comparator with a new offset cancellation technique in 90 nm CMOS technology | IEEE Conference Publication | IEEE Xplore

Design of a Low-Power Ultra High Speed Dynamic Latched Comparator in 90-nm CMOS Technology | IEEE Conference Publication | IEEE Xplore

A low-power technique for high-resolution dynamic comparators | Request PDF (researchgate.net)

An energy-efficient high-speed CMOS hybrid comparator with reduced delay time in 40-nm CMOS

process | Analog Integrated Circuits and Signal Processing (springer.com)

<u>High-speed low-power common-mode insensitive dynamic comparator - Gao - 2015 - Electronics Letters - Wiley Online Library</u>

<u>A low-power technique for high-resolution dynamic comparators | Request PDF (researchgate.net)</u>