CS202: COMPUTER ORGANIZATION

Lecture 3

RISC-V Instruction Format

Recap

- Instruction set architecture
 - RISC vs. CISC
 - RISC-V/MIPS/ARM/x86
- Instructions:
 - Arithmetic instruction: add, sub, ...
 - Data transfer instruction: lw, sw, lh, sh, ...
 - Logical instruction: and, or, ...
 - Conditional branch beq, bne, ...
- Basic concepts:
 - Operands: register vs. memory vs. immediate
 - Numeric representation: signed, unsigned, sign extension

Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- Conditional branch
 - ◆ beq rs1, rs2, L1
 if (rs1 == rs2) branch to instruction labeled L1;
 - ♦ bne rs1, rs2, L1
 - if (rs1 != rs2) branch to instruction labeled L1;
- Unconditional branch
 - ♦ beq x0, x0, L1
 - unconditional jump to instruction labeled L1

Labels in Assembly


- We commonly see "labels" in the code
 - ♦ foo: add x2, x1, x0
- The assembler converts these into positions in the code
 - At what address in the code is that label ...
- Labels give control flow instructions, such as jumps and branches, a place to go ...
 - e.g. bne x0, x2, foo
- The assembler in outputting the code does the necessary calculation so the jump or branch will go to the right place

Compiling If Statements

C code

```
if (i==j) f = g+h;
else f = g-h;
```

- i and j are in x22 and x23,
- f,g and h are in x19, x20 and x2



Compiled RISC-V code:


```
bne x22, x23, Else # go to Else if i \neq j add x19, x20, x21 # f=g+h, skipped if i \neq j beq x0, x0, Exit # unconditional go to Exit Else: sub x19, x20, x21 # f=g-h, skipped if i = j Exit:
```


Compiling Loop Statements

C code:

Exit:

i in x22, k in x24, address
 of save in x25





Compiled MIPS code:

```
Loop: sll x10, x22, 2  # Temp reg x10 = i * 4 add x10, x10, x25  # x10 = address of save[i] lw x9, 0(x10)  # Temp reg x9 = save[i] bne x9, x24, Exit # go to Exit if save[i]\neqk addi x22, x22, 1  # i = i + 1  # go to Loop
```

More Conditional Operations

- Signed comparison
 - ♦ blt rs1, rs2, L1
 - if (rs1 < rs2) branch to instruction labeled L1
 - ◆ bge rs1, rs2, L1
 - if (rs1 >= rs2) branch to instruction labeled L1
 - Example, C to RISC-V
 - if (a > b) a += 1;
 - a in x22, b in x23

```
bge x23, x22, Exit # signed comparison addi x22, x22, 1
```

Exit:

- Unsigned comparison
 - ◆ bltu, bgeu

What if we need more instructions?

- RISC-V doesn't have "branch if greater than" or "branch if less than or equal"
- Instead you can reverse the arguments, as:
 - ◆ A > B is equivalent to B < A</p>
 - ◆ A <= B is equivalent to B >= A
- The assembler defines pseudo-instructions for your convenience:

```
bgt x2, x3, foo (pseudo) will become blt x3, x2, foo (basic)
```


Pseudo-instructions

 For more pseudo-instructions, refer to RARS Help (see in lab).

Basic Instructions	Extended (pseudo) Instructions
lhu t1, 10000000	Load Halfword Unsigned : Set t1 to zero-extended 16-bit value
lhu t1, label	Load Halfword Unsigned : Set t1 to zero-extended 16-bit value t
li t1,-100	Load Immediate : Set t1 to 12-bit immediate (sign-extended)
li t1,10000000	Load Immediate : Set t1 to 32-bit immediate
lui t1,%hi(label)	Load Upper Address : Set t1 to upper 20-bit label's address
lw t1,%lo(label)(t2)	Load from Address
lw t1, (t2)	Load Word : Set t1 to contents of effective memory word addres
lw t1,-100	Load Word : Set t1 to contents of effective memory word addres
lw t1,10000000	Load Word : Set t1 to contents of effective memory word addres
lw t1, label	Load Word : Set t1 to contents of memory word at label's addres
mv t1, t2	MoVe : Set t1 to contents of t2
neg t1, t2	NEGate : Set t1 to negation of t2
nop	NO OPeration
not t1, t2	Bitwise NOT (bit inversion)

Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



- ◆ A compiler identifies basic blocks for optimization
- An advanced processor can accelerate execution of basic blocks

C to RISC-V Example

Loop has 7 instructions

```
# Assume x8 holds pointer to A
   # Assign x10=sum, x11=i
   add x10, x0, x0
                                  \# sum=0
   add x11, x0, x0
                                  \# i = 0
3
   addi x12,x0,20
                                  # x12=20
   loop:
   bge x11, x12, exit
   slli x13, x11, 2 # i * 4
                          \# A + i
   add x13, x13, x8
   1w \times 13, 0(\times 13)
   i)
   add x10, x10, x13 # increment sum
   addi x11, x11, 1
                          # i++
10
   beg x0, x0, loop # iterate
11
   exit:
```

C to RISC-V Example Optimized

Loop now has 6 instructions

```
# Assume x8 holds base address of A
   # Assign x10=sum, x11=i*4
   add x10, x0, x0 # sum=0
   add x11, x0, x0 # i=0
   addi x12,x0,80
                    # x12=20*4
   loop:
   bge x11, x12, exit
   add x13, x11, x8 \# A + i
   1w \times 13, 0(\times 13) # *(A + i)
6
   add x10, x10, x13 # increment sum
   addi x11, x11, 4
                       # i++
   beg x0, x0, loop # iterate
10
  exit:
```

C to RISC-V Example Optimum

Loop now has 4 instructions

- Directly increment ptr into A array
- And only 1 branch/jump rather than two
 - Because first time through is always true so can move check to the end
 - The compiler will often do this automatically for optimization

```
# Assume x8 holds base address of A
# Assign x10=sum
# Assume x11 holds ptr to next A
add x10, x0, x0
                       \# sum=0
add x11, x0, x8
                       # Copy of A
                       \# x12=80 + A
addi x12, x8, 80
loop:
1w \times 13, 0(\times 11)
add x10, x10, x13
addi x11, x11, 4
blt x11, x12, loop
```

Summary of Design Principles

1: Simplicity favors regularity

Keep all instructions the same size.

2: Smaller is faster

- Register vs memory
- Number of registers is small

3: Make the common case fast

Immediate operand

4: Good design demands good compromises

Keep formats as similar as possible

Instructions as Numbers

- Most data we work with is in words (32-bit chunks):
 - Each register holds a word
 - Iw and sw both access memory one word at a time
- So how do we represent instructions?
 - Remember: Computer only represents 1s and 0s, so assembler string "add x10, x11, x0" is meaningless to hardware
 - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
 - Same 32-bit instruction definitions used for RV32, RV64, RV128

Instructions in Binary


- Divide 32-bit instruction word into "fields"
- Each field tells processor something about instruction
- We could define different set of fields for each instruction, but for hardware simplicity, group possible instructions into six basic types of instruction formats:
 - R-format for register-register arithmetic/logical operations
 - I-format for register-immediate ALU operations and loads
 - S-format for stores
 - B-format for branches (SB in textbook)
 - U-format for 20-bit upper immediate instructions
 - J-format for jumps (UJ in textbook)

RISC-V Instruction Formats

31 30	25 24	21	20	19	15	14 12	11 8	7	6	0	
funct7		rs2		rs1		funct3	r	d	opco	de [R-type
%	5,54			9			2				
imm	[11:0]			rs1		funct3	re	d	opco	de [I-type
79				,	24	1.5	91.0		20		
imm[11:5]		rs2		rs1		funct3	imm	[4:0]	opco	de	S-type
W	(1 - 7 - 2					.27	70.1	3			
$[imm[12] \mid imm[10:5]$		rs2		rs1		funct3	[imm[4:1]]	imm[11]	opco	de I	B-type
W	1, 47							A			
	imi	m[31:]	12]			33	re	d	opco	de	U-type
[imm[20]] $[imm]$	[10:1]	iı	mm[11]	imn	n[19]	:12]	re	d	opco	de	J-type

R-Format Instructions


Layout Annotation



- This example: 32-bit instruction word divided into six fields of differing numbers of bits each field: 7+5+5+3+5+7 = 32
- In this case:
 - opcode is a 7-bit field that lives in bits 0-6 of the instruction
 - rs2 is a 5-bit field that lives in bits 20-24 of the instruction

R-Format Instructions


opcode/funct fields



- opcode: partially specifies which instruction it is
 - Note: This field is contains 0110011two for all R-Format register-register arithmetic/logical instructions
- funct7+funct3: combined with opcode, these two fields describe what operation to perform
- Question: Why aren't opcode and funct7 and funct3 a single 17-bit field?
 - We'll answer this later


R-Format Instructions

register specifiers



- Each register field (rs1, rs2, rd) holds a 5-bit unsigned integer [0-31] corresponding to a register number (x0x31)
 - rs1 (Source Register #1): specifies register containing first operand
 - rs2 : specifies second register operand
 - rd (Destination Register): specifies register which will receive result of computation

R-Format Example



Convert RISC-V Assembly to Machine Code:

000000	01010	10011	000	10010	0110011
ADD	rs2=10	rs1=19	ADD	rd=18	Reg-Reg OP

- Exercise
 - sub x10, x11, x12
 - Machine code:
 - 0100000 01100 01011 000 01010 0110011
 - 0x40C58533

All RV32 R-format instructions

All can be found in RISC-V reference card

funct7			funct3		opcode	
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1	100	rd	0110011	XOR
0000000	rs2	rs1	101	rd	0110011	SRL
0100000	rs2	rs1	101	rd	0110011	SRA
0000000	rs2	rs1	110	rd	0110011	OR
0000000	rs2	rs1	111	rd	0110011	AND
	10. 1.0.					1


Encoding in funct7 + funct3 selects particular operation

I-Format Instructions

- What about instructions with immediates?
 - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
 - 5-bit field only represents numbers up to the value 31: would like immediates to be much larger
- Define another instruction format that is mostly consistent with R-format
 - Note: if instruction has immediate, then uses at most 2 registers (one source, one destination)

I-Format Instructions

Layout Annotation



- Only one field is different from R-format, rs2 and funct7 replaced by 12-bit signed immediate, imm[11:0]
- Remaining field format (rs1, funct3, rd, opcode) same as before
- imm[11:0] can hold values in range [-2048_{ten}, +2047_{ten}]
- Immediate is always sign-extended to 32-bits before use in an arithmetic/logic operation
- We'll later see how to handle immediates > 12 bits

I-Format Instructions Example

31	20 19	15 14	12	11	7 6	0
imm[11:0]	rs	s1	funct3	$^{\mathrm{rd}}$	opcode	
12	!	5	3	5	7	

Convert RISC-V Assembly to Machine Code:

111111001110	00001	000	01111	0010011
imm=-50	rs1=1	ADDI	rd=15	OP-Imm

0000000 00101	01000	001	10100	0010011
imm = 0000000_shmnt(5)	rs1= 8	SLLI	rd=20	OP-Imm

All INV32 1-101111at All tillilletic/Logical

Instructions

imm			funct3		opcode	
imm[11:0	0]	rs1	000	rd	0010011	ADDI
imm[11:0	0]	rs1	010	rd	0010011	SLTI
imm[11:0]	0]	rs1	011	rd	0010011	SLTIU
imm[11:0]	0]	rs1	100	rd	0010011	XORI
imm[11:0	0]	rs1	110	rd	0010011	ORI
imm[11:0]	0]	rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	$^{\mathrm{rd}}$	0010011	SRAI

One of the higher-order immediate bits is used to distinguish "shift right logical" (SRLI) from "shift right arithmetic" (SRAI)

"Shift-by-immediate" instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)


Load Instructions are also I-Type

rd = M[rs1+imm][0:31]

31		20 19	15 14 12	11	7 6	0
	imm[11:0]	rs1	funct3	rd	opcode	
5 .	12	5	3	5	7	
	offset[11:0]	base	width	dest	LOAD	

- The 12-bit signed immediate is added to the base address in register rs1 to form the memory address
 - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register rd

I-Format Load Example




Convert RISC-V Assembly to Machine Code:

00000001000	00010	010	01110	0000011
imm=8	rs1=2	LW	rd=14	LOAD


- Exercise
 - ◆ 1bu x6, 4(x5)
 - Machine code:
 - 0000000 00100 00101 100 00110 0000011
 - 0x0042C303

S-Format Used for Stores



Convert RISC-V Assembly to Machine Code:


sw
$$x14, 8(x2)$$



RISC-V Conditional Branches

- E.g., BEQ x1, x2, Label
- Branches read two registers but don't write a register (similar to stores)
- How to encode the label, i.e., where to branch to?
- We use an immediate to encode PC relative offset
 - If we **don't** take the branch:
 - ◆ PC = PC + 4 (i.e., next instruction)
 - If we do take the branch:
 - ◆ PC = PC + immediate

RISC-V B-Format for Branches



- B-format is mostly same as S-Format, with two register sources (rs1/rs2) and a 12-bit immediate
- But now immediate represents the branch offset in units of half-words. To convert to units of Bytes, left-shift by 1.
- The 12 immediate bits encode even 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)
 - Thus the imm[12:1] in the total encoding, compared with imm[11:0] in the I-type encodings

Branch Example

RISC-V Assambly:


```
Loop: beq x19,x10,End add x18,x18,x 1 Count instructions addi x19,x19, 2 from branch j Loop

End:
```

Branch offset = 4×32-bit instructions = 16 bytes = 8x2

beq
$$x19,x10$$
, offset = 16 bytes

13-bit immediate, imm[12:0], with value 16



PC-Relative Addressing

- PC-Relative Addressing: Use the immediate field as a two's complement offset relative to PC
 - Branches generally change the PC by a small amount
 - With the 12-bit immediate, could specify ±2¹¹ byte address offset from the PC
- Why not use byte address offset from PC as the immediate?
 - RISC-V uses 32-bit addresses, and memory is byte-addressed
 - 32-bit Instructions are "word-aligned": Address is always a multiple of 4 (in bytes)
 - PC ALWAYS points to an instruction
- However, extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 2-Bytes in length

RISC-V Feature, n×16-bit instructions

- To enable this, RISC-V always scales the branch immediate by 2 bytes - even when there are no 16-bit instructions
- This means for us
 - the low bit of the stored immediate value will always be 0)
 - The immediate is left-shifted by 1 before adding to PC
- RISC-V conditional branches can only reach ±2¹⁰×32bit instructions either side of PC
- Thus we have:
- PC-relative addressing
 - ◆ Target address = PC + immediate × 2

Branching Far Away

- Does the value in branch immediate field change if we move the code?
 - If moving individual lines of code, then yes
 - If moving all of code, then no (because PC-relative offsets)
- What do we do if destination is $> 2^{10}$ instructions away from branch?
 - replace conditional jump to unconditional jump

```
beq x10,x0,far
# next instr

bne x10,x0,next
j far
next: # next instr
```

32-bit Constants


- Most constants are small, 12-bit immediate is sufficient
- For the occasional 32-bit constant
 - LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
 - Together with an ADDI to set low 12 bits, can create any 32-bit value in a register using two instructions (LUI/ADDI)
- Example, set 0x87654321

```
LUI x10, 0x87654 # x10 = 0x87654000
ADDI x10, x10, 0x321 # x10 = 0x87654321
```

 set 0x0xDEADBEEF (ADDI 12-bit immediate is always signextended, if top bit is set, will subtract -1 from upper 20 bits)


```
LUI x10, 0 \times DEADC # x10 = 0 \times DEADB000
ADDI x10, x10, 0 \times EEF # x10 = 0 \times DEADBEEF
```

U-Format for "Upper Immediate"



- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
 - ◆ LUI Load Upper Immediate, rd = imm << 12
 - ◆ AUIPC Add Upper Immediate to PC, rd = PC + (imm << 12)</p>

J-Format for Jump Instructions



- JAL saves PC+4 in register rd (the return address)
 - Assembler "j" jump is pseudo-instruction, uses JAL but sets rd=x0 to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within ±2¹⁹ locations, 2 bytes apart
 - ◆ ±2¹⁸ 32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost

Long Jumps

- For long jumps, we use jalr
- eg, to 32-bit absolute address
 - lui: load address[31:12] to temp register
 - jalr: add address[11:0] and jump to target
- jalr is I-Format Instruction
- Example: JALR rd, rs, immediate
 - Writes PC+4 to rd (return address)
 - ◆ Sets PC = rs + immediate
 - Uses same immediates as arithmetic and loads
 - no multiplication by 2 bytes


RISC-V Addressing Summary

1. Immediate addressing




2. Register addressing Memory funct7 rs2 rs1 funct3 rd op

3. Base addressing



Register

4. PC-relative addressing



RISC-V Reference Data



VI9.	·-	V Reference	Data	- A.A.	
RV64I BASI	INTE	GER INSTRUCTIONS, is al	phabetical on	der	
MINEMONIA	: EMI	NAME	DESCR	IPTION (in Verilog)	NOT
mid, solder	*	ADD (Word)	$\mathbb{N}[nt] = \mathbb{N}[nt]$] + R[m2]	
eddi,addiw	- 1	ADO Immediate (Word)	R[nt] = R[nt]	[+ inm	
ind:	10	AND	R[ni] = R[ni]) & R(n2)	
and5	1	AND Inmediate	Rini - Rini		
utipe	U	Add Upper Immediate to PC		(irm, 1250)	
942	58	Brands EQual	iffR[mt]-R		
200	503	Branch Gromer than or Equal	PC+PC+(lex	m,1000;	
1001		Branch ≥ Unsigned	PC=PC+(lea if(R[rx1])=R	w,1000)	
il t			PC=PC+(line	n,199)	
dra.	SIB	Branch Less Than		n2) PC=PC+(inen,160)	
		Branch Law Than Unsigned		n2) PC=PC+(imm,160)	
rie STITE		Branch Not Equal		n2) PC=PC+(imm,169)	
arrei	1	Cont./Stat.RegRead&Clear Cont./Stat.RegRead&Clear Inns		CSR = CSR & -R[rsl] CSR = CSR & -iron	
WALES.	1	Cont./Strt.RegRead&Set	BUILD - CSR	CSR = CSR (RIS1)	
lerran	1	Cont./Stat.RegRead&Set		CSR = CSR irrm	
		hore	rifing cont	Cont. Cont. and	
MEEN	1	Cont./Stat RegRead&Write	B[nf] = CSR;	CSR = R[rs1]	
nerel	1	Corn./Stat.Rog Read&Write: Inns	R[nf] - CSR;	CSR = inve	
fire add:	-1	Environment BREAK	Introfer cont	rel to debugger	
cialii.	1	Environment CALL		rol to operating system.	
ware.	1	Sench frend	Synchronices		
ware.L	1	Synch Instr & Data		vertice to instruction	
w2:	10	Jamp & Link	Birdi = PC+4	1; PC = PC + (imm.180)	
ele	1	Jump & Link Register		t; PC = R[es1]+imm	
b	1	Load Byte	B[rd]=	M[R]rs1]-timm[(7:0))	
bu.	1	Load Byte Unsigned		OM[R[ns1]+inm[r[n])	
d	1	Load Doubleward		[ed]+imrs[(63:0)	
h	1	Load Flatfword	B[rd]=	M[R[os1]+imm](15:0)]	
na.	11	Load Halfword Unsigned		0,M[R[rs1]timm[1350])	
441	11	Load Upper Immediate		inne<31>.imm, 1250]	
16	-1	Load Word	R[nf]=	M[R]n:1]+imn[(21:0)]	
MIL	1	Load Word Unsigned		6,M[R[m3]+inm[(310))	
1	8	UR	R[rd] = R[rs]	11 Morali	
ri	ĵ	OR Introdute	Rivij = Rivi		
to					
	8	Store Byte		et[(7:0) = R[rs2](7:0)	
d	8	Store Doubleword		m[(63:0) = R[rs2]((3:0)	
ti .	8	Store Halfword		ml(35.0) = R[m2](15.0)	
divelly.	R	Shift Left (Word)	R[rd] = R[rs]		
ditadity		Shift Left Invacduse (Word)	B[rd] = B[rsl		
1.1	R	Set Less Than		[] < R[m2]) ? [0	
111	-1	Set Less Than Immediate		1] < km) 11:0	
1124	-1	Set < Immediate Unsigned		l] < kmi:11:0	
dtu.	R	Set Less Than Unsigned		[] < R[m2]) ? I : 0	
Est, ettev	R	Shift Right Arithmetic (Word)	Ridi - Risi		1.
mai,ecalw		Shift Right Arith Iron (Word)	Rinij = Riniji		1,
mi, amin	R	Shift Right (Word)] >> R[n2]	
nli,mllv	- 1	Shift Right (minediate (Word)	R[rd] = R[rs]] >> inne.	
USymber	- R	SUBmoot (Word)	R[rd] = R[rs]		
rise .	8.	Store Word	M[R[mi]+im	er](71:0) = R(rs2)(31:0)	
100	R	XOR.	Rind) - Rind		
nici	- 1	XOR Immediate	Rini) - Rini		
2) (2) 3) 73 4) (4) 5) 8) 6) 16 7) 73 M	oeration is Econo. genedi L gelonter idigely i is Singli i Frags	recision only operates on the re- currence sentigred disagrees for registicant by of the househ as and outs vertices extend the sig- she sign his to fill in the legion recision does a single-precision to:	ubriad of 2's co driver to july in re bit of data to ne bits of the re re unsigned ne operation as	egilipaens) 20 to 9 JH the 64-hit regisser could thering right shift sing the rightness 12 bits i	
80 (2	andig a	rites a 18-bit mask to silver wil	ecu facibioages	out that to Rr	+140

ARITHMETIC CORE RV64M Multiply Extens	7.77			1777
		NAME	DESCRIPTION (in Verlog)	NOTE
malamily	R	MELijoly (Word)	Rint) = (Rint) * Rin23667-9	1)
ralh	R	MELtiply spec Half	R(el) = (R(el) * R(e)25(127:64)	
malhoo	R	MCLtiply apper Half Sign/Une	R(nt) = (R(nt)) + R(n2) (127.64)	- 6)
malibi	R	MELTiply apper Hatf Unsigned	Rpd =(Rps1]+Rps23(12264)	2)
div.divv	R	DIVide (Worl)	R[nt] = (R[nt] / R[nt])	1.1
dávu	R.	DIVisite Unsugned	R[nl]=(R[nl]/R[nl])	2)
110, 200v	B.	BEMienter (Word)	R[nl] = (R[nl] % R[n0])	-11
reno, renor	R.	REMainder Unsigned (Word)	$R[sd] = (R[sd]) \stackrel{q}{\rightarrow} R[sd])$	1,2)
RV64F and RV64D Float	ting	Point Extensions		
£16,£1#	1	Lond (Word)	f[id] = M(R(is) (rims)	0.10
End, 104	5	Sinc (Worl)	M[R[n:t]+inm] = F[nt]	-1)
fold, s, fedd, il	R	ADD:	F[id] = F[n1] + F[n2]	7)
foob, a, foob, d	R	SUBmet	f[id] = f[n1] = f[n2]	7)
fruit.s.fmul.d	R	MELtiply	F[rd] = F[rd] * F[rd2)	7)
fillers, fillers	R	DIVide	([st]=F[st]+F[s2]	7)
faget.a, figst.d	B.	SQuare RosE	$\{\{ni\} = nget(F\{mi\})\}$	71
fraction, fraction	11	Multiply-ADD	f(nt) = F(nt) * F(nt) = F(nt)	7)
finally a, feedball	H.	Multiply-St. Breat	F(rd) = F[rs1] * F[rs2] - F[rs3]	7)
Disposition and Description of	B.	Negative Multiply-SUBtrac	F(nt) = -iF(nx) + F(nx) - F(nx)	7)
Dreadd, r., Dreast, d	B.	Negrine Multiply-ADD	Fiel] = -(Fiel] + Fiel] + Fiel])	7)
fagnj.s,fognj.d	R	SiGN source.	[[nf]-1[[nf]-6]-6]-[[nf]-6]-6]	71
famin.s, famin.d	R.	Negative SIGN source	F[n1]=[48[n2]=62+). F[n1]=624+)	7)
Esynja-s, Ingoja, d	н	Nor SKIN source	P[n] = (P[n2]=63 > P[n1]=63 >, P[n1]=62 d=(7)
fron. a, fran. d	R	Million	$F[nt] = \{F[nt]\} + F[n2] + F[n1]$: F[n2]	2)
francis, face of	R	MAXinem	P[nf] = P[nf] > P[nf] (*P[nf]) (*P[nf])	7)
feg.s.feg.d	R	Compare Plant EQual	R[nt] = (P[nt] == P[n2]) ? 1 : #	7)
Fit.s, Fit.d	R	Compact Flort Less Than	R[nt] = (F[nt] = F[n2]) ? 1 : 0	7)
flein, fleid	R	Conques Flort Less than or	- Hhd[-(F[nt] F[n2])?1:6	- 7)
fclass-syfotass-d	R	Cloudly Type	R[nt] = class(F[m1]).	7,8)
DWGB, R. R. DWGGG, R.	R	More from Integer	V[nt] = M[nt]	7)
Day a. 4, 180, 4.0	R	More to Integer	R[n0] = P[m0]	7)
fertiald	R	Convert from DP to SP	P[rd] = single(P[rsl])	
Envi.d.s	н.	Convert from SP to DP	F[rd] = double(F[rs1])	
fevt.s.v,100t.d.4	R	Convert from 33h Integer	F[rd] = Float(R[rs1](315R)	7)
fevt.a.i,fovt.a.i	R	Convert from 64h Integer	F[rd] = fleat(R[rs1][re210])	71
fort, a. vo. fort.d. we	R	Convert from 32h int Unsigned	F[st] = float(R[st])(31.00).	2,7)
feet, a. lu, feet.d. (a.	R.	Convert from 646 Int. Unsigned.	F[1d] = float/R[cs1](63:00)	2,7)
fort, s. s. fort, s.d.	B:	Convert to 32h longer	R[nl(c)10) = integer(F[m1])	- 7)
fort.l.s, fort.l.d	R.	Convert to 64h Integer	$R[\alpha l](6J \Omega) = integer(F[\alpha l])$	7)
fort,wals,fort.wald	B.	Convert to 32b let Unrighed	R[od](31.0) = lategor(F[m1])	2,7)
fewt.lu.s.fewt.lu.d	B	Convert to 64b Int Uniqued	R[nd](63.0) = latagar(F[n1])	2,71

CORE INSTRUCTION FORMATS

	31	37	26	25	24	28	19	3.5	14	12	- 11	7		- 1
		fine?			152		193		funct3		10		opcode -	
9	ine(11:0)					783		funct3		nd nd		opcode		
8		imm[11:5] imm[12:04:5]		64. 82.		83 83		funct3		inm[4:0] imm[4:1[11]		opcode.		
В	- b											opco	opcode.	
		imm(31:12)							- 11	opcrete				
U	imm[20(10:1(1))19:12]									nd:		open	opcode.	

PSEUDO INSTRUCTIONS

PSEUDO INST	RUCTIONS		
MNEMONIC	NAME	DESCRIPTION	USES
begs	Brash = nire	H(R[rs1]==0) PC=PC+ (inun, 183)	beq
bres	Brunch 7 2000	HER[rs1]!=0) PC=PC+(imm, 15/0)	Nine:
Inboys, Isboys	Absolute Value	$F[rd] = (F[rd] \le 0) \cdot 2 - F[rd] : F[rd]$	Engrye
fow.s.fow.d	EP Move	F[rd] = F[est]	fegn)
freq.s, freq.d	FP negate	Firdi Firsi I	franch
3	Aump	PC = (tirum, 18/0)	141
38:	Jump register	PC = R[rsl]	7437
La	Lond address	R[ed] = address	0.6100
11:	Lond irem	Rind - inen	0.0011
D.Y.	Move -	Rindl = RIrs11	eddi
neg	Nogme	R[id] = -R[is1]	aub.
riep	No operation	R(0) - R(0)	0.001
(845)	Not	Rind = -Rint1	- airri
pet.	Return	PC = RCII	3474
AAgr.	Set = auro	R[at] = (R[as1] = 0) 71 : 0	82510
0.002	Set al aero	$R[nd] = \{R[ns1]! = 0\} ? 1 : 0$	#1700