

CS202 Computer Organization

Midterm Examination, Spring 2021

Date: April 17, 2021**Time: 14:00 – 16:00****Student ID:****Name:** _____

1. (10 points). You are designing an embedded processor for a pacemaker. Based on an analysis of the monitoring software that it will run, you find the following mix of instructions, which have the specified execution time in your current design:

| Instructions | Frequency | Time |
|--------------|-----------|-----------|
| Load | 10% | 7 cycles |
| Store | 15% | 10 cycles |
| Branch | 15% | 4 cycles |
| Add | 55% | 4 cycles |
| Multiply | 5% | 5 cycles |

(a) (2 points) What is the CPI of your processor on this mix of instructions?

(b) (2 points) If the clock rate of your processor is 1GHz, and the total number of instructions of the software is 5000. Calculate the execution time for the software to run in your processor.

(c) (2 points) Based on your design analysis, you figure out that you can halve the cycle latency of any single category of instruction, although you will need to increase the cycle time by 20%. Should you make this change, and if so, what category of instruction should you speed up?

(d) (2 points) What is the CPI of your new design?

(e) (2 points) What is the speedup of your revised design over the original one?

2. (10 points) List the addressing modes of MIPS assembly instruction. For each addressing mode, please give one instruction as an example.

3. (10 points) For the following code:


Loop: sll \$s1, \$s1, 2

add \$s2, \$s2, \$s1


bne \$s2, \$s3, Loop

Please give the 32-bit machine code for the three instructions above.

4. (10 points) Assuming that there are four integers, each of them is in an 8-bit register in format of 2's complement. $r1=0xFE$, $r2=0xF1$, $r3=0x90$, $r4=0xF8$. If the result is also in an 8-bit register, the multiply of which two registers will generate overflow? the addition of which two registers will generate overflow?
5. (10 points) Calculate the product of 6×5 using the hardware described below, with the multiplicand equals to 6. Both multiplicand and multiplier are unsigned 4-bit integers. Please show the contents of each register on each step and the final result.



6. (10 points) Floating point number representation.
 - a) Express negative floating point decimal number, -26.625, in the 14-bit floating point model which consists of 1 sign bit and 5 bits of exponent and 8 bits of fraction part. Exponent field uses 16 biased exponent. A hidden 1 is assumed in the fraction part.
 - b) For the above mentioned 14-bit floating point number format, calculate the range and relative precision, assuming the all-one bit stream and all-zero bit stream in the exponent domain are reserved.
7. (10 points) In the following adder for floating points, assume the left floating-point number is -0.875, the right floating-point number is 1.5. Both numbers follow the 14-bit floating point number format defined in question 4. 1) write down the control input for mux1, mux2 and mux3. Please show the calculation procedure explaining how you get the results. 2) In the normalize stage, should the operation in the module "Increment or decrement" be increment or decrement? Should the operation in the module "shift left or right" be shifting left or right? If shift, by how many bits should it shift? Why? 3) How to determine whether the result is overflowed or underflowed or not?



8. (20 points) These questions refer to the simplified single-cycle MIPS32 datapath (full diagram supplied in the appendix of the test). Recall that this datapath supports the following instructions: add, sub, and, or, slt, lw, sw, beq and j.

- (3 points) Consider the multiplexor, labelled 8a on the datapath diagram, that is controlled by the RegDst signal. Which of the supported instructions could not be executed correctly if RegDst was stuck at 0?
- (3 points) Consider the Shift left 2 unit, labelled 8b on the datapath diagram. Which of the supported instructions depend on this unit for their correct operation?
- (3 points) Consider the multiplexor labelled 8c, that is controlled by the ALUSrc signal. Which of the supported instructions could not be executed correctly if ALUSrc was stuck at 0?
- (3 points) Suppose the RegWrite signal was stuck at 0. Which of the supported instructions could not be executed correctly?
- (4 points) For some instruction(s), it does not matter whether the MemtoReg signal (in the right most multiplexor labelled 8e) is set to 0 or 1. For which instruction(s) is that true?
- (4 points) For the modules PC, Instruction memory, Registers, ALU, MUX, Sign-extend, Data memory, which modules are combinatorial elements? which modules are state/sequential elements?

9. (10 points) Suppose a C programmer writes a C program with three functions `foo()`, `bar()` and `zoo()`; and a prototype MIPS compiler generates the following assembly code for each function.

C code (pseudo-code):

Assembly code (with addresses and instructions)


| | |
|--|---|
| <pre>int foo() { . . . x = bar (a, b); printf("x: %d\n", x); . . . }</pre> | <pre>. . . foo: . . . 0x4000 9a move \$a0, \$t0 0x4004 move \$a1, \$t1 0x4008 jal bar 0x400c move \$a0, \$v0 0x4010 li \$v0, 1 0x4014 syscall</pre> |
| <pre>int bar(int a, int b) { x = zoo(b, a); // note params return x; }</pre> | <pre>. . . bar: move \$t0, \$a0 0x5004 move \$a0, \$a1 0x5008 move \$a1, \$t0 0x500c 9b jal zoo 0x5010 jr \$ra</pre> |
| <pre>int zoo(int a, int b) { x = a + b; return x; }</pre> | <pre>. . . zoo: add \$v0, \$a0, \$a1 . . . 0x600c jr \$ra</pre> |

- a) (6 points) Suppose the initial register states were as follows (the second column) before the program executed the instruction 3a (`move $a0, $t0`) in `foo()`. Then, the program makes progress, and now it is about to execute the instruction 3b (`jal zoo`) in `bar()`. Please write down the register states before the instruction 3b executes.

| | Before 9a | Before 9b |
|------|-----------|-----------|
| \$t0 | 0x05 | |
| \$t1 | 0x03 | |
| \$a0 | 0x00 | |
| \$a1 | 0x00 | |
| \$v0 | 0x00 | |
| \$ra | 0x2600 | |

- b) (4 points) After running the assembly code, a C programmer found that the program did not write anything. Please find what was wrong in the assembly code and how to fix it. (You do not need to write down new assembly code. A detailed explanation of how to fix it is sufficient).

Figure for question 8:



(3 points)

Appendix:

MIPS Reference Data Card ("Green Card") 1. Pull along perforation to separate card 2. Fold bottom side (columns 3 and 4) together

MIPS Reference Data

①



CORE INSTRUCTION SET

| NAME, MNEMONIC | FOR-MAT | OPERATION (in Verilog) | OPCODE / FUNCT (Hex) |
|-----------------------------|---------|--|---------------------------|
| Add | add R | $R[rd] = R[rs] + R[rt]$ | (1) 0 / 20 _{hex} |
| Add Immediate | addi I | $R[rt] = R[rs] + \text{SignExtImm}$ | (1,2) 8 _{hex} |
| Add Imm. Unsigned | addiu I | $R[rt] = R[rs] + \text{SignExtImm}$ | (2) 9 _{hex} |
| Add Unsigned | addu R | $R[rd] = R[rs] + R[rt]$ | 0 / 21 _{hex} |
| And | and R | $R[rd] = R[rs] \& R[rt]$ | 0 / 24 _{hex} |
| And Immediate | andi I | $R[rt] = R[rs] \& \text{ZeroExtImm}$ | (3) c _{hex} |
| Branch On Equal | beq I | if($R[rs] == R[rt]$) $PC = PC + 4 + \text{BranchAddr}$ | (4) 4 _{hex} |
| Branch On Not Equal | bne I | if($R[rs] != R[rt]$) $PC = PC + 4 + \text{BranchAddr}$ | (4) 5 _{hex} |
| Jump | j J | $PC = \text{JumpAddr}$ | (5) 2 _{hex} |
| Jump And Link | jalu J | $R[31] = PC + 8; PC = \text{JumpAddr}$ | (5) 3 _{hex} |
| Jump Register | jr R | $PC = R[rs]$ | 0 / 08 _{hex} |
| Load Byte Unsigned | lbu I | $R[rt] = \{24'b0, M[R[rs] + \text{SignExtImm}](7:0)\}$ | (2) 24 _{hex} |
| Load Halfword Unsigned | lhu I | $R[rt] = \{16'b0, M[R[rs] + \text{SignExtImm}](15:0)\}$ | (2) 25 _{hex} |
| Load Linked | ll I | $R[rt] = M[R[rs] + \text{SignExtImm}]$ | (2,7) 30 _{hex} |
| Load Upper Imm. | lui I | $R[rt] = (\text{imm}, 16'b0)$ | f _{hex} |
| Load Word | lw I | $R[rt] = M[R[rs] + \text{SignExtImm}]$ | (2) 23 _{hex} |
| Nor | nor R | $R[rd] = \sim(R[rs]) \mid R[rt]$ | 0 / 27 _{hex} |
| Or | or R | $R[rd] = R[rs] \mid R[rt]$ | 0 / 25 _{hex} |
| Or Immediate | ori I | $R[rt] = R[rs] \mid \text{ZeroExtImm}$ | (3) d _{hex} |
| Set Less Than | slt I | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$ | 0 / 2a _{hex} |
| Set Less Than Imm. | slti I | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$ | (2) a _{hex} |
| Set Less Than Imm. Unsigned | sltiu I | $R[rt] = (R[rs] < \text{SignExtImm}) ? 1 : 0$ | (2,6) b _{hex} |
| Set Less Than Unsig. | sltu R | $R[rd] = (R[rs] < R[rt]) ? 1 : 0$ | (6) 0 / 2b _{hex} |
| Shift Left Logical | sll R | $R[rd] = R[rt] \ll \text{shamt}$ | 0 / 00 _{hex} |
| Shift Right Logical | srl R | $R[rd] = R[rt] \gg \text{shamt}$ | 0 / 02 _{hex} |
| Store Byte | sb I | $M[R[rs] + \text{SignExtImm}](7:0) = R[rt](7:0)$ | (2) 28 _{hex} |
| Store Conditional | sc I | $M[R[rs] + \text{SignExtImm}] = R[rt];$ $R[rt] = (\text{atomic}) ? 1 : 0$ | (2,7) 38 _{hex} |
| Store Halfword | sh I | $M[R[rs] + \text{SignExtImm}](15:0) = R[rt](15:0)$ | (2) 29 _{hex} |
| Store Word | sw I | $M[R[rs] + \text{SignExtImm}] = R[rt]$ | (2) 2b _{hex} |
| Subtract | sub R | $R[rd] = R[rs] - R[rt]$ | (1) 0 / 22 _{hex} |
| Subtract Unsigned | subu R | $R[rd] = R[rs] - R[rt]$ | 0 / 23 _{hex} |

- (1) May cause overflow exception
 (2) $\text{SignExtImm} = \{16\{\text{immediate}[15]\}, \text{immediate}\}$
 (3) $\text{ZeroExtImm} = \{16\{1'b0\}, \text{immediate}\}$
 (4) $\text{BranchAddr} = \{14\{\text{immediate}[15]\}, \text{immediate}, 2'b0\}$
 (5) $\text{JumpAddr} = \{PC + 4[31:28], \text{address}, 2'b0\}$
 (6) Operands considered unsigned numbers (vs. 2's comp.)
 (7) Atomic test&set pair; $R[rt] = 1$ if pair atomic, 0 if not atomic

BASIC INSTRUCTION FORMATS

| R | opcode | rs | rt | rd | shamt | funct |
|---|--------|---------|-------|-----------|-------|-------|
| | 31 | 26 25 | 21 20 | 16 15 | 11 10 | 6 5 |
| | 0 | | | | | |
| I | opcode | rs | rt | immediate | | |
| | 31 | 26 25 | 21 20 | 16 15 | | |
| | 0 | | | | | |
| J | opcode | address | | | | |
| | 31 | 26 25 | | | | |
| | 0 | | | | | |

© 2014 by Elsevier, Inc. All rights reserved. From Patterson and Hennessy, *Computer Organization and Design*, 5th ed.

ARITHMETIC CORE INSTRUCTION SET

②

OPCODE
/ FMT / FT
/ FUNCT
(Hex)

| NAME, MNEMONIC | FOR-MAT | OPERATION | OPCODE / FMT / FT / FUNCT (Hex) |
|--|-----------|---|---------------------------------|
| Branch On FP True | bclt FI | if(FPcond) $PC = PC + 4 + \text{BranchAddr}$ | (4) 11/8/1-- |
| Branch On FP False | bclf FI | if(! FPcond) $PC = PC + 4 + \text{BranchAddr}$ | (4) 11/8/0-- |
| Divide | div R | $Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$ | 0/--/--/1a |
| Divide Unsigned | divu R | $Lo = R[rs] / R[rt]; Hi = R[rs] \% R[rt]$ | (6) 0/--/--/1b |
| FP Add Single | add.s FR | $F[fd] = F[fs] + F[ft]$ | 11/10/--/0 |
| FP Add Double | add.d FR | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} + \{F[ft], F[ft+1]\}$ | 11/11/--/0 |
| FP Compare Single | c.x.s* FR | $\text{FPcond} = (F[fs] \text{ op } F[ft]) ? 1 : 0$ | 11/10/--/y |
| FP Compare Double | c.x.d* FR | $\text{FPcond} = (\{F[fs], F[fs+1]\} \text{ op } \{F[ft], F[ft+1]\}) ? 1 : 0$ | 11/11/--/y |
| * (x is eq, lt, or le) (op is ==, <, or <=) (y is 32, 3c, or 3e) | | | |
| FP Divide Single | div.s FR | $F[fd] = F[fs] / F[ft]$ | 11/10/--/3 |
| FP Divide Double | div.d FR | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} / \{F[ft], F[ft+1]\}$ | 11/11/--/3 |
| FP Multiply Single | mul.s FR | $F[fd] = F[fs] * F[ft]$ | 11/10/--/2 |
| FP Multiply Double | mul.d FR | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} * \{F[ft], F[ft+1]\}$ | 11/11/--/2 |
| FP Subtract Single | sub.s FR | $F[fd] = F[fs] - F[ft]$ | 11/10/--/1 |
| FP Subtract Double | sub.d FR | $\{F[fd], F[fd+1]\} = \{F[fs], F[fs+1]\} - \{F[ft], F[ft+1]\}$ | 11/11/--/1 |
| Load FP Single | lwc1 I | $F[rt] = M[R[rs] + \text{SignExtImm}]$ | (2) 31/--/--/-- |
| Load FP Double | ldc1 I | $F[rt] = M[R[rs] + \text{SignExtImm}];$ $F[rt+1] = M[R[rs] + \text{SignExtImm} + 4]$ | (2) 35/--/--/-- |
| Move From Hi | mfmhi R | $R[rd] = Hi$ | 0 / --/--/10 |
| Move From Lo | mfmlo R | $R[rd] = Lo$ | 0 / --/--/12 |
| Move From Control | mfc0 R | $R[rd] = CR[rs]$ | 10 / 0/--/0 |
| Multiply | mult R | $\{Hi, Lo\} = R[rs] * R[rt]$ | 0/--/--/18 |
| Multiply Unsigned | multu R | $\{Hi, Lo\} = R[rs] * R[rt]$ | (6) 0/--/--/19 |
| Shift Right Arith. | sra R | $R[rd] = R[rt] \gg \text{shamt}$ | 0/--/--/3 |
| Store FP Single | swc1 I | $M[R[rs] + \text{SignExtImm}] = F[rt]$ | (2) 39/--/--/-- |
| Store FP Double | sdc1 I | $M[R[rs] + \text{SignExtImm}] = F[rt];$ $M[R[rs] + \text{SignExtImm} + 4] = F[rt+1]$ | (2) 3d/--/--/-- |

FLOATING-POINT INSTRUCTION FORMATS

| FR | opcode | fmat | ft | fs | fd | funct |
|----|--------|-------|-------|-----------|-------|-------|
| | 31 | 26 25 | 21 20 | 16 15 | 11 10 | 6 5 |
| | 0 | | | | | |
| FI | opcode | fmat | ft | immediate | | |
| | 31 | 26 25 | 21 20 | 16 15 | | |
| | 0 | | | | | |

PSEUDOINSTRUCTION SET

| NAME | MNEMONIC | OPERATION |
|------------------------------|----------|--|
| Branch Less Than | blt | if($R[rs] < R[rt]$) $PC = \text{Label}$ |
| Branch Greater Than | bgt | if($R[rs] > R[rt]$) $PC = \text{Label}$ |
| Branch Less Than or Equal | ble | if($R[rs] \leq R[rt]$) $PC = \text{Label}$ |
| Branch Greater Than or Equal | bge | if($R[rs] \geq R[rt]$) $PC = \text{Label}$ |
| Load Immediate | li | $R[rd] = \text{immediate}$ |
| Move | move | $R[rd] = R[rs]$ |

REGISTER NAME, NUMBER, USE, CALL CONVENTION

| NAME | NUMBER | USE | PRESERVED ACROSS A CALL? |
|-----------|--------|---|--------------------------|
| \$zero | 0 | The Constant Value 0 | N.A. |
| \$at | 1 | Assembler Temporary | No |
| \$v0-\$v1 | 2-3 | Values for Function Results and Expression Evaluation | No |
| \$a0-\$a3 | 4-7 | Arguments | No |
| \$t0-\$t7 | 8-15 | Temporaries | No |
| \$s0-\$s7 | 16-23 | Saved Temporaries | Yes |
| \$i8-\$i9 | 24-25 | Temporaries | No |
| \$k0-\$k1 | 26-27 | Reserved for OS Kernel | No |
| \$gp | 28 | Global Pointer | Yes |
| \$sp | 29 | Stack Pointer | Yes |
| \$fp | 30 | Frame Pointer | Yes |
| \$ra | 31 | Return Address | Yes |