CS202 Computer Organization

Midterm Examination, Spring 2021

Date: April 17, 2021	11me: 14:00	- 16:00
Student ID:	Name:	

1. (10 points). You are designing an embedded processor for a pacemaker. Based on an analysis of the monitoring software that it will run, you find the following mix of instructions, which have the specified execution time in your current design:

Instructions	Frequency	Time
Load	10%	7 cycles
Store	15%	10 cycles
Branch	15%	4 cycles
Add	55%	4 cycles
Multiply	5%	5 cycles

- (a) (2 points) What is the CPI of your processor on this mix of instructions?
- (b) (2 points) If the clock rate of your processor is 1GHz, and the total number of instructions of the software is 5000. Calculate the execution time for the software to run in your processor.
- (c) (2 points) Based on your design analysis, you figure out that you can halve the cycle latency of any single category of instruction, although you will need to increase the cycle time by 20%. Should you make this change, and if so, what category of instruction should you speed up?
- (d) (2 points) What is the CPI of your new design?
- (e) (2 points) What is the speedup of your revised design over the original one?
- 2. (10 points) List the addressing modes of MIPS assembly instruction. For each addressing mode, please give one instruction as an example.
- 3. (10 points) For the following code:


Loop: sll \$s1, \$s1, 2

add \$s2, \$s2, \$s1


bne \$s2, \$s3, Loop

Please give the 32-bit machine code for the three instructions above.

- 4. (10 points) Assuming that there are four integers, each of them is in an 8-bit register in format of 2's complement. r1=0xFE, r2=0xF1, r3=0x90, r4=0xF8. If the result is also in an 8-bit register, the multiply of which two registers will generate overflow? the addition of which two registers will generate overflow?
- 5. (10 points) Calculate the product of 6 × 5 using the hardware described below, with the multiplicand equals to 6. Both multiplicand and multiplier are unsigned 4-bit integers. Please show the contents of each register on each step and the final result.



- 6. (10 points) Floating point number representation.
 - a) Express negative floating point decimal number, -26.625, in the 14-bit floating point model which consists of 1 sign bit and 5 bits of exponent and 8 bits of fraction part. Exponent field uses 16 biased exponent. A hidden 1 is assumed in the fraction part.
 - b) For the above mentioned 14-bit floating point number format, calculate the range and relative precision, assuming the all-one bit stream and all-zero bit stream in the exponent domain are reserved.
- 7. (10 points) In the following adder for floating points, assume the left floating-point number is -0.875, the right floating-point number is 1.5. Both numbers follow the 14-bit floating point number format defined in question 4. 1) write down the control input for mux1, mux2 and mux3. Please show the calculation procedure explaining how you get the results. 2) In the normalize stage, should the operation in the module "Increment or decrement" be increment or decrement? Should the operation in the module "shift left or right" be shifting left or right? If shift, by how many bits should it shift? Why? 3) How to determine whether the result is overflowed or underflowed or not?



- 8. (20 points) These questions refer to the simplified single-cycle MIPS32 datapath (full diagram supplied in the appendix of the test). Recall that this datapath supports the following instructions: add, sub, and, or, slt, lw, sw, beq and j.
- a) (3 points) Consider the multiplexor, labelled 8a on the datapath diagram, that is controlled by the RegDst signal. Which of the supported instructions could not be executed correctly if RegDst was stuck at 0?
- b) (3 points) Consider the Shift left 2 unit, labelled 8b on the datapath diagram. Which of the supported instructions depend on this unit for their correct operation?
- c) (3 points) Consider the multiplexor labelled 8c, that is controlled by the ALUSrc signal. Which of the supported instructions could not be executed correctly if ALUSrc was stuck at 0?
- d) (3 points) Suppose the RegWrite signal was stuck at 0. Which of the supported instructions could not be executed correctly?
- e) (4 points) For some instruction(s), it does not matter whether the MemtoReg signal (in the right most multiplexor labelled 8e) is set to 0 or 1. For which instruction(s) is that true?
- f) (4 points) For the modules PC, Instruction memory, Registers, ALU, MUX, Sign-extend, Data memory, which modules are combinatorial elements? which modules are state/sequential elements?

9. (10 points) Suppose a C programmer writes a C program with three functions foo(), bar() and zoo(); and a prototype MIPS compiler generates the following assembly code for each function.

C code (pseudo-code):

Assembly code (with addresses and instructions)


```
int foo() {
                                                      foo:
                                              0x4000 9a move $a0, $t0
   x = bar (a, b);
                                              0x4004 move $a1, $t1
0x4008 jal bar
0x400c move $a0, $v0
0x4010 li $v0, 1
0x4014 syscall
   printf("x: %d\n", x);
                                              0x5000 bar: move $t0, $a0
                                              0x5004 move $a0, $a1
int bar(int a, int b) {
                                                           move $a1, $t0
                                              0x5008
   x = zoo(b, a);
                                              0x500c 9b jal zoo
    // note params
                                              0x5010
   return x;
                                                           jr
                                                                  $ra
                                              0x6000 zoo: add $v0, $a0, $a1
int zoo(int a, int b) {
  x = a + b;
                                              0x600c jr $ra
   return x;
```

a) (6 points) Suppose the initial register states were as follows (the second column) before the program executed the instruction 3a (move \$a0, \$t0) in foo(). Then, the program makes progress, and now it is about to execute the instruction 3b (jal zoo) in bar(). Please write down the register states before the instruction 3b executes.

	Before 9a	Before 9b
\$t0	0x05	
\$t1	0x03	
\$a0	0x00	
\$a1	0x00	
\$v0	0x00	
\$ra	0x2600	

b) (4 points) After running the assembly code, a C programmer found that the program did not write anything. Please find what was wrong in the assembly code and how to fix it. (You do not need to write down new assembly code. A detailed explanation of how to fix it is sufficient).

Figure for question 8:



(3 points)

Appendix:

N	A I D C	ъ (① ence Data	(ARITHMETIC C	ORE IN	FOR-		2	OPCOI / FMT / / FUNC
	111 3	Kei	er	ence Data	4		NAME, MNEM	IONIC	MAT	OPERATIO		(Hex
CC	ORE INSTRUCTION	ON SE	Т			OPCODE	Branch On FP Tru			if(FPcond)PC=PC+4+B		5 C. (C.) (C.) (C.)
			FOR-			/ FUNCT	Branch On FP Fal Divide	se boli div		if(!FPcond)PC=PC+4+I Lo=R[rs]/R[rt]; Hi=R[rs		0//-
Ad	NAME, MNEMO	add.	MAT R			(Hex) 0 / 20 _{hex}	Divide Unsigned	divu		Lo=R[rs]/R[rt]; Hi=R[rs) 0//
	ld Immediate	addi	I	R[rt] = R[rs] + SignExtImm	(1,2)	777	FP Add Single	add.s	FR	F[fd]=F[fs]+F[ft]	1 070 . 133 .	11/10/
	ld Imm. Unsigned		I	R[rt] = R[rs] + SignExtImm	(2)		FP Add Double	add.d	FR	${F[fd],F[fd+1]} = {F[fs]}$],F[fs+1]} + t],F[ft+1]}	11/11/
	dd Unsigned	addu	R	R[rd] = R[rs] + R[rt]	(-)	0 / 21 _{hex}		le cx.s*	FR	FPcond = (F[fs] op F[ft	0 ? 1:0	11/10
Ar		and	R	R[rd] = R[rs] & R[rt]		0 / 24 _{hex}	FP Compare	c.x.d*	FR	$FPcond = (\{F[fs], F[fs+$	[]} op	11/11/
	nd Immediate	andi	I	R[rt] = R[rs] & ZeroExtImm	(3)		Pouble * (x is eq. 1t	orle)	(op is	$\{F[ft],F[ft+$ ==, <, or <=) (y is 32, 3c		
			,	if(R[rs]==R[rt])	7.5	10	FP Divide Single	div.s	FR	F[fd] = F[fs] / F[ft]		11/10/
Вг	anch On Equal	beq	1	PC=PC+4+BranchAddr	(4)	4 _{hex}	FP Divide Double	div.d	FR	${F[fd],F[fd+1]} = {F[fs]}$],F[fs+1]} / t],F[ft+1]}	11/11/
Br	anch On Not Equal	bne	I	if(R[rs]!=R[rt]) PC=PC+4+BranchAddr	(4)	5 _{hex}		e mul.s	FR	F[fd] = F[fs] * F[ft]	1,1 (11, 1)	11/10/
In	mp	1	J	PC=JumpAddr	(5)	-	FP Multiply	mul.d	FR	${F[fd],F[fd+1]} = {F[fs]}$		11/11/
	mp And Link	jal	J	R[31]=PC+8;PC=JumpAddr	(5)		Double FP Subtract Single			{F[fd]=F[fs] - F[ft]	t],F[ft+1]}	11/10/
	mp Register	jr	- 2	PC=R[rs]	(0)	0 / 08 _{hex}	FP Subtract Single			${F[fd],F[fd+1]} = {F[fs]}$],F[fs+1]} -	11/11/
		0		R[rt]={24'b0,M[R[rs]			Double	sub.d		{F[f	t],F[ft+1]}	
Lo	ad Byte Unsigned	lbu	1	+SignExtImm](7:0)}	(2)	24 _{hex}	Load FP Single	lwcl	1) 31//
Lo	oad Halfword	1hu	1	$R[rt]=\{16'b0,M[R[rs]]$	(2)	25 _{hex}	Load FP Double	ldcl	1	F[rt]=M[R[rs]+SignExt F[rt+1]=M[R[rs]+SignI		35//
1.0	Unsigned oad Linked		1	+SignExtImm](15:0)} $R[rt] = M[R[rs]+SignExtImm]$	(2)		Move From Hi	mfhi		R[rd] = Hi		0 //-
	oad Upper Imm.	lui	I	R[rt] = M[R[rs] + Signification II] $R[rt] = \{imm, 16'b0\}$	(2,7)	f _{bex}	Move From Lo	mflo		R[rd] = Lo		0 //-
	oad Word	lw	I	R[rt] = M[R[rs] + SignExtImm]	(2)		Move From Contr Multiply	mult		R[rd] = CR[rs] {Hi,Lo} = R[rs] * R[rt]	1	0//-
No		nor	R	$R[rd] = \sim (R[rs] \mid R[rt])$	(2)	0 / 27 _{hex}	Multiply Unsigne			$\{Hi,Lo\} = R[rs] * R[rt]$		0//-
Or		or		R[rd] = R[rs] R[rt]		0 / 25 _{hex}	Shift Right Arith.	sra	R	R[rd] = R[rt] >> shamt	TOT - 2	0/
	r Immediate	ori	I	$R[rt] = R[rs] \mid ZeroExtImm$	(3)		Store FP Single Store FP	swcl	I	M[R[rs]+SignExtImm] M[R[rs]+SignExtImm]	The second second	39//
	et Less Than	slt	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(5)	0 / 2a _{hex}	Double	sdc1	I	M[R[rs]+SignExtImm+		3d//
	et Less Than Imm.		I	R[rt] = (R[rs] < SignExtImm)?	: 0(2)		FLOATING-POI	NT INST	BUC	TION FORMATS		
	et Less Than Imm.			R[rt] = (R[rs] < SignExtImm)			FR opcod		fmt	ft fs	fd	fun
	Unsigned	sltiu	1	?1:0	(2,6)		31	26 25	00.0014		11 10 6	5
Se	et Less Than Unsig.	sltu	R	R[rd] = (R[rs] < R[rt]) ? 1 : 0	(6)	0 / 2b _{hex}	FI opcoo	de	fmt	ft	immediate	:
	nift Left Logical	sll	R	$R[rd] = R[rt] \ll shamt$		0 / 00 _{hex}	31	26 25		21 20 16 15		
Sh	nift Right Logical	srl	R	R[rd] = R[rt] >>> shamt		0 / 02 _{hex}	PSEUDOINSTR		SET		ODED ATK	N.T
St	ore Byte	sb	I	M[R[rs]+SignExtImm](7:0) = $R[rt](7:0)$	(2)	$28_{\rm hex}$	Branch Less	AME Than		MNEMONIC blt if(R[rs]-	OPERATIO <r[rt]) pc="L</td"><td></td></r[rt])>	
				M[R[rs]+SignExtImm] = R[rt];	(-)		Branch Great	er Than		bgt if(R[rs]	>R[rt]) PC = L	abel
St	ore Conditional	sc	I	R[rt] = (atomic) ? 1 : 0	(2,7)	38 _{hex}	Branch Less Branch Great				<=R[rt]) PC = >=R[rt]) PC =	
St	ore Halfword	sh	1	M[R[rs]+SignExtImm](15:0) = R[rt](15:0)	(2)	$29_{\rm hex}$	Load Immed		л с.чи		immediate	Laber
St	ore Word	sw	1	M[R[rs]+SignExtImm] = R[rt]	(2)	200	Move			move R[rd] =	R[rs]	
	ubtract	sub	R	R[rd] = R[rs] - R[rt]	75.75	0 / 22 _{hex}	REGISTER NAI	ME, NUN	IBER	, USE, CALL CONVE		
	abtract Unsigned	subu	R	R[rd] = R[rs] - R[rt]	(.,	0 / 23 _{hex}	NAME 1	NUMBE	R	USE	PRESERVEI A CA	
30	active chaighed			ise overflow exception		- nex	Szero	0	The	Constant Value 0	N.A	
				Imm = { 16{immediate[15]}, imn	nediate	}	Sat	1	Ass	sembler Temporary	No	
				$Imm = \{ 16\{1b^*0\}, immediate \}$ $Addr = \{ 14\{immediate[15]\}, immediate[15]\}$	nediate,	2°b0 }	\$v0-\$v1	2-3		ues for Function Results	No	0
		(5) Jun	npAd	ldr = { PC+4[31:28], address, 2'	b0 }		Sa0-Sa3	4-7		Expression Evaluation guments	No	0
				ds considered unsigned numbers (v test&set pair; R[rt] = 1 if pair aton			\$t0-\$t7	8-15		nporaries	No	
P	ASIC INSTRUCT				UII	and monnie	\$s0-\$s7	16-23	Sav	ed Temporaries	Ye	
0/	R opcode	r		rt rd shan	nt	funct	\$t8-\$t9	24-25		nporaries	No.	
		26 25		1 20 16 15 11 10	6.5	0	\$k0-\$k1 \$gp	26-27 28		served for OS Kernel bal Pointer	No Ye	
	I opcode	r		rt imme			\$gp \$sp	29		ck Pointer	Ye	
	31	26 25	2	1 20 16 15		0	\$fp	30		me Pointer	Ye	
	J opcode	20 23		address			21b	20	110	me Pointer	16	3