

# Computer Organization

Lab1:Introduction

Special purpose circuit and General purpose processor





## Assignments Submission Rules

- All assignments **MUST be submitted to BlackBoard site or OJ**, any other forms of submission are NOT accepted.
- If the submission is delayed **for one day, 20% discount** on the total score. If it is **delayed for more than a week, any submission is NOT ACCEPTABLE!** This assignment is 0 point.
- In the case of plagiarism: at the 1st time, the assignment was 0 for all concerned students and at the 2nd time, the grade of the experimental course is 0 for all concerned students.
- Reminder:
  - Assignment scoring and the score publication would be completed within two
    weeks after the publication of assignment. If you have any question about the
    score, please email the relevant reviewer in one week after the score publication.



> Experimental Objectives and Tool kits

- > Special purpose circuit vs General purpose processor
  - Practice 1-1 (vivado, verilog and EGO1)
    - ✓ related to Digital Design(fundamental of Computer Organization)

- Practice 1-2,1-3 (Rars, Uart-tools, vivado and EGO1)
  - ✓ related to Computer Organization
  - ✓ practice RISC-V(a very basic part), a tailed CPU(provided) and Tool kits(easy to use) in Computer Organization

# **Experimental Objectives and Toolkits**


Task	Tool kits	
Learn and practice RISC-V( a type of Assemblly language)	> Rars (rars_27a7c1f)	rars_27a7c1f
Design and implement an <b>CPU</b>	<ul> <li>Vivado</li></ul>	EGO1
Test the CPU with program(s), both of which are based on RISC-V	<ul> <li>Assembler (Rars)</li> <li>Uart Tools</li> <li>Vivado</li> <li>FPGA based Development Board(EGO1)</li> </ul>	

# Practice 1-1: Lighting the LED by 'Special purpose circuit'

#### **Design file (in verilog) + Constraint file**

- ➤ (Vivado generate bitstream) → bitstream file
- > (Vivado hw manager, connect, program device)
- > the circuit is implemented on the FPGA chip
- > Test the circuit on the FPGA based Development Board





```
//Design file by verilog, save as sw2led.v
module sw2led(sw,led);
input [TBD:0] sw;
output [TBD:0] led;


assign led = sw;
endmodule
```

```
#Constraint file, save as sw2led.xci
set_property IOSTANDARD LVCMOS33 [get_ports {led[]}]
...
set_property IOSTANDARD LVCMOS33 [get_ports {led[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw[]}]
...
set_property IOSTANDARD LVCMOS33 [get_ports {sw[0]}]
set_property PACKAGE_PIN F6 [get_ports {led[]}]
...
set_property PACKAGE_PIN K2 [get_ports {led[0]}]
set_property PACKAGE_PIN P5 [get_ports {sw[]}]
...
set_property PACKAGE_PIN R1 [get_ports {sw[0]}]
```



# The 'General purpose processor'


- General purpose processor
  - Process (get, calculation, storage, send) specified data according to instructions
  - Program storage and execution: store the program 1<sup>st</sup>, execution 2<sup>nd</sup>
  - Program = instruction + data\*



# Programming

#### Programming: Analysis + Design + Decription + Debug and Test

- Decription: High level language vs Low level language
  - ➤ High level language:
    - ✓ Don't consider the hardware (Python, Java)
    - √ Focus on hardware but not much (C)
  - **≻Low level** language:
    - ✓ Closely related to hardware (RISC-V, MIPS)



#### Assembly Program Structure

#### **Data declarations + Program code + Comments (optional but suggested)**

- Part1: Data Declarations
  - placed in section of program identified with assembler directive(汇编说明/汇编器指示符): .data
  - declare variable names used in program; storage allocated in main memory (RAM)
- Part2: Program Code
  - placed in section of text identified with assembler directive: .text
  - contains program code (instructions)
  - starting point of code, e.g. ecution given label main.
- Part3: Comments (suggested)
  - anything following # on a line
     # This stuff would be consideredd as comment

```
.data
# here data* is 1byte, its initial value is 8'b0000_0001
buf: .byte 0x01

.text # instructions
main:
lw x1, 0(x0)
sw x1, 4(x31)

# jump to the instructions labled by main
j main
```



#### Practice 1-2: lighting the LED by 'General purpose processor'

A 'tailored General purpose processor' (a bitstream file), the instructions and data\* (in hexadecimal, a file named 'out.txt') would be given, you are supposed to ligting the led on this system by following steps:

- Step1. Let the given 'tailored General purpose processor' work on the FPGA chip.
- Step2. Make the 'tailored General purpose processor' ready to receive the program.
- Step3. Send the program(includs instructions and data\*, saved in file 'out.txt') to the 'tailored General purpose processor'.

• Step4. Test the programe ('instructions and data\*') on the 'tailored General purpose

processor'.




# Practice1-2(1) - The 'tailored General purpose processor'

#### ✓ Two modes

- ✓ Uart communication mode: get the program(instructions and the data\*) from uart port.
- ✓ CPU work mode: process data according the program.

#### ✓ Register(s)

- ✓ There are total 32 registers, the width of each register is 32bits.
- ✓ ONLY **x1** is writable.
- ✓ The value in **x31** is **0x0000\_FFC0**, the initial value of other registers is **0**.



#### ✓ Data flow

✓ the data MUST be stored into
the register(s) of 'tailored
General purpose processor'
before be calculated or be sent
to the output device.

#### ✓ I/O and address

- ✓ get data from input(addressed by 0xFFC8)
  - ✓ read from 0XFFC8 is to get the data from 8 switches
- ✓ send data to output(addressed by 0xFFC4)
  - ✓ write to 0xFFC4 is to write the data to 8 leds

# Practice1-2(2) - The the instructions and data\*


✓ The instruction(s) which could be understood by the 'tailored General purpose processor'


lw a,b #copy data from 'b' to 'a', 'a' MUST be a register sw a,b #copy data from 'a' to 'b', 'a' MUST be a register j lablex #jump to the instruction labled by lablex

# #assmbly source file in RISC-V .data # data\* is 4bytes, its initial value is 0 buf: .word 0x0000 .text # instructions main: #in the 'tailored General purpose processor', the value in register x31 is 0xFFC0. Iw x1, 8(x31) #copy data from 0xFFC8(switch) to register x1 sw x1, 4(x31) #copy data from register x1 to 0xFFC4(led)

# jump to the instructions labled by main

j main





# Practice1-2(3) - Test: lighting the LED by 'General purpose processor'

#### **Preparation-part1**:

- 1. Build the assmbly source file.
- 2. **Assembler** it to generater the machine code, then dump to file(s).
- 3. Generate out.txt
- 3-1. Change the machine code file(s) to the coe file(s).
- 3-2. Merger two coe files into 'out.txt'.


[Using Rars]

[Using Rars]

[Using GenUbit\_RISC\_V]

[Using txt2coe]

[Using UARTCoe\_v3.0]



#### Preparation-part2: Using vivado and EGO1(FPGA chip embeded)

Using vivado's "Program device" to wite the bitstream file of the 'tailored General purpose processor' to the FPGA chip of EGO1.

# TIPS (1) generate the out.txt(1)


Step1: generate the machine code file(s) in **Rars** 


- 1-1. Open the asm file
- 1-2. Assemble the asm file to the machine code


1-3. Dump machine code and data in avaliable format.

#### NOTE:


The instruction dump file is suggested to be named as "inst.txt", while the data dump file is suggested to be named as "dmem.txt"








#### 1-3-1. Dump instructions in Hexadecimal Text



#### 1-3-2. Dump data in Hexadecimal Text



## TIPS (2) generate the out.txt(2)

Step2: generate the out.txt file.

#### NOTE:

- **2-1.** To generate the **out.txt**, the two txt files(**inst.txt** and **dmem.txt**) **MUST** be with the same directory as **'GenUBit\_RISC\_V'**, **'rars2coe'** and **'UARTCoe\_v3.0'**.
- **2-2.** Double click 'GenUBit\_RISC\_V', or run it in the command line, two coe files(prgmip32.coe and dmem32.coe) and the 'out.txt' would be generated in the same directory.

The instructions and data\* are merged into the 'out.txt'.

```
C:\Windows\System32\cmd.exe
 :\Users\sustech\risc_v_lab1\Rars_assemble_dump_files>dir
驱动器 C 中的卷没有标签。
 卷的序列号是 743F-63DC
C:\Users\sustech\risc v lab1\Rars assemble dump files 的目录
2024/02/16 21:27
                    <DIR>
 024/02/16 21:27
                    <DIR>
                           10,240 dmem. txt
 024/02/16 21:15
                              401 GenUBit RISC V. bat
 024/02/16 20:58
                               30 inst. txt
 024/02/07 21:32
                           84,666 rars2coe. exe
2022/05/04 16:57
                        2, 144, 754 UARTCoe v3. 0. exe
                           2,240,091 字节
                个目录 271, 312, 105, 472 可用字节
C:\Users\sustech\risc v lab1\Rars assemble dump files>GenUBit RISC V.bat
2 files are read successfully
Hexadecimal file(s) detected.
 :\Users\sustech\risc v labl\Rars assemble dump files>dir
 驱动器 C 中的卷没有标签。
 卷的序列号是 743F-63DC
C:\Users\sustech\risc v lab1\Rars assemble dump files 的目录
2024/02/16 21:28
                    <DIR>
 024/02/16 21:28
                    <DIR>
                           10,240 dmem. txt
                           163,905 dmem32.coe
                               401 GenUBit RISC V.bat
          20:58
 024/02/07
2022/05/04 16:57
                         2, 144, 754 UARTCoe v3. 0. exe
                            2,830,053 字节
                 个目录 271,312,920,576 可用字节
 :\Users\sustech\risc v lab1\Rars assemble dump files>
```

# Practice1-2(4) - Test: lighting the LED by 'General purpose processor'

#### **Test** on the board:


NOTE: make sure the 'tailde General purpose processor' has been written to the FPGA chip of EGO1 before the following steps.

>step1: Bounce after pressing the button **S6**(on EGO1) to prepare for receiving the instructions from uart.

➤ step2: Send the instrusctions(in file 'out.txt') to the 'tailored General purpose processor' by 'UartAssist'

➤ step3: While the 'UartAssist' receive the data from the 'tailored General purpose processor', and show "0x00020000 bytes read. Program done! ", which indicates that the 'tailored General purpose processor' has successfully received the 'instruction + data\*', and start the processing process based on them.

>step4: turn on/ off the Dial switchs, what's the state of the leds?





# TIPS. Using 'UartAssit'(串口调试助手) to send 'out.txt'

While using **UartAssit** to send the file to the FPGA embeded board, follow the following settings and steps:




**Test** on the board:

- s1. Before using 'UartAssit'(串口调试助手), the 'tailored General purpose processor' has 'worked' on the FPGA chip of EGO1.
- s2. Press the button "S6" on the EGO1 board.
- s3. Open 'UartAssit'(串口调试助手), do the setting firstly, then click on "打开" to connect with Uart port of EGO1, then choose and send the 'out.txt' file.
- s4. Only 'UartAssit'(串口调试助手) receive the feedback from the 'tailored General purpose processor' and show Program done! means the 'tailored General purpose processor' receive the file successfully, if not, it's suggested to return to s2 and try again.



## Practice1-3(1) 'special purpose circuit' vs 'General purpose processor'



**Do NOT** re-program the device(write the bitstream file to the FPGA chip), just change the asm file(there are 4 options for selection) to keep the state of the led remains at 8'b1100\_0011 no matter how the dial switch changes.

- Assembler the new asm file with 'Rars', then dump the 'inst.txt' and 'dmem.txt', Using 'GenUbit\_RISC\_V' to generate the 'out.txt'.
- Repeate the steps on the last page( update the instructions and data in the 'tailored General purpose processor' by 'UartAssist' and make it work, do the test)

```
.data #B
buf: .word 0x00000


.text
start:
sw x31,4(x31)
j start
```

```
.data #D
buf: .byte 0xC3

.text
start:
lw x1,0(x31)
sw x1,4(x31)

j start
```

# Practice1-3(2) 'special purpose circuit' vs 'General purpose processor'



 To implement the same logical relationship between inputs and outputs in this test(keep the state of the led remains at 8'b1100 0011 no matter how the dial switch changes), which of the following processes are needed on practice 1-1(Lighting the led by 'Special purpose circuit' on page 5)?

1) update the design source file

2) update the constraint source file

3) update the testbench file

4) regenerate the bitstream file

5) re-program the device with the new bitstream file

6) using a new FPGA chip to be programmed

7) reset the chip type in the vivado project

**A**. 1,2,3,4,5,6,7 **B**. 6 **C**. 7 **D**. 1,2,3,4,5 **E**. 1,2,4,5 **F**. 3,4,5 **G**. 1,4,5 **H**. 2,4,5 **I**. 3,4,5 **J**. 1,4,5,6,7

# Experimental Tool Kits (Assembler/Simulator: Rars)

Task	Tool kits	
Learn and practice RISC-V( a type of Assemblly language)	> Rars (rars_27a7c1f)	rars_27a7c1f
Design and implement an CPU	<ul><li>Vivado</li><li>FPGA based Development Board</li></ul>	EGO1
Test the CPU with <b>RISC-V</b>	<ul> <li>Assembler</li> <li>Uart Tools</li> <li>Vivado</li> <li>FPGA based Development Board</li> </ul>	




>RARS, the RISC-V Assembler, Simulator, and Runtime, will assemble and simulate the execution of RISC-V assembly language programs.


➤RARS is written in Java and requires at least Release 1.8 of the Java SE Java Runtime Environment (JRE) to work. It is distributed as an executable JAR file.

➤ Download https://github.com/TheThirdOne/rars/releases











## TIPS: Useful files and tools in lab1 on BB site





In Computer Organization Lab class, cygwin is only useful for the tool "rars2coe" which is used to change the dump file from Rars to coe file.

It's NOT needed in lab1 if you do the experiments on the students PC in lab classroom, If used on one's own computer, it needs to be installed.

NOTES: Cygwin would be available in any path only if it has been installed and its path has been added to the system environment "PATH".