Distributed by:



www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

- Choice of Eight Latches or Eight D-Type Flip-Flops in a Single Package
- 3-State Bus-Driving Outputs
- Full Parallel Access for Loading
- Buffered Control Inputs
- Clock-Enable Input Has Hysteresis to Improve Noise Rejection ('S373 and 'S374)
- P-N-P Inputs Reduce DC Loading on Data Lines ('S373 and 'S374)

description

These 8-bit registers feature 3-state outputs designed specifically for driving highly capacitive relatively low-impedance loads. high-impedance 3-state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pullup components. These devices are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the 'LS373 and 'S373 are transparent D-type latches, meaning that while the enable (C or CLK) input is high, the Q outputs follow the data (D) inputs. When C or CLK is taken low, the output is latched at the level of the data that was set up.


The eight flip-flops of the 'LS374 and 'S374 are edge-triggered D-type flip-flops. On the positive transition of the clock, the Q outputs are set to the logic states that were set up at the D inputs.

SN54LS373, SN54LS374, SN54S373, SN54S374...J OR W PACKAGE SN74LS373, SN74S374...DW, N, OR NS PACKAGE SN74LS374...DB, DW, N, OR NS PACKAGE SN74S373...DW OR N PACKAGE (TOP VIEW)

				1
OC [1	U	20] v _{cc}
1Q [2		19	[] 8Q
1D [3		18] 8D
2D [4		17] 7D
2Q [5		16] 7Q
3Q [6		15] 6Q
3D [7		14] 6D
4D [8		13] 5D
4Q [9		12] 5Q
GND [10		11] C†

† C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

SN54LS373, SN54LS374, SN54S373, SN54S374 . . . FK PACKAGE (TOP VIEW)



† C for 'LS373 and 'S373; CLK for 'LS374 and 'S374.

Schmitt-trigger buffered inputs at the enable/clock lines of the 'S373 and 'S374 devices simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output-control (\overline{OC}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly.

OC does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered, even while the outputs are off.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PACI	KAGE [†]	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN74LS373N	SN74LS373N
	PDIP – N	Tube	SN74LS374N	SN74LS374N
	PDIP = N	Tube	SN74S373N	SN74S373N
		Tube	SN74S374N	SN74S374N
		Tube	SN74LS373DW	LS373
		Tape and reel	SN74LS373DWR	L33/3
		Tube	SN74LS374DW	1.0074
000 to 7000	SOIC - DW	Tape and reel	SN74LS374DWR	LS374
0°C to 70°C	SOIC - DW	Tube	SN74S373DW	0070
		Tape and reel	SN74S373DWR	S373
		Tube	SN74S374DW	0074
		Tape and reel	SN74S374DWR	S374
		Tape and reel	SN74LS373NSR	74LS373
	SOP - NS	Tape and reel	SN74LS374NSR	74LS374
		Tape and reel	SN74S374NSR	74S374
	SSOP - DB	Tape and reel	SN74LS374DBR	LS374A
		Tube	SN54LS373J	SN54LS373J
		Tube	SNJ54LS373J	SNJ54LS373J
		Tube	SN54LS374J	SN54LS374J
	CDIP – J	Tube	SNJ54LS374J	SNJ54LS374J
	CDIP - J	Tube	SN54S373J	SN54S373J
		Tube	SNJ54S373J	SNJ54S373J
		Tube	SN54S374J	SN54S374J
–55°C to 125°C		Tube	SNJ54S374J	SNJ54S374J
		Tube	SNJ54LS373W	SNJ54LS373W
	CFP – W	Tube	SNJ54LS374W	SNJ54LS374W
		Tube	SNJ54S374W	SNJ54S374W
		Tube	SNJ54LS373FK	SNJ54LS373FK
	LCCC – FK	Tube	SNJ54LS374FK	SNJ54LS374FK
	LCCC - FK	Tube	SNJ54S373FK	SNJ54S373FK
		Tube	SNJ54S374FK	SNJ54S374FK

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Function Tables

'LS373, 'S373 (each latch)

	INPUTS		OUTPUT
<u>oc</u>	С	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q_0
Н	Х	Χ	z

'LS374, 'S374 (each latch)

	INPUTS		OUTPUT
oc	CLK	D	Q
L	\uparrow	Н	Н
L	\uparrow	L	L
L	L	Χ	Q_0
Н	X	X	Z

logic diagrams (positive logic)

'LS373, 'S373 **Transparent Latches** $\overline{\mathsf{oc}}$ C1 - 1Q 1D -1D C1 1D 2D C1 3Q 1D C1 1D 4D C1 13 1D 5D C1 14 1D 6D C1 17 1D 7D

C1

1D

18

8D





8Q

schematic of inputs and outputs

'LS373



'LS374



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† ('LS devices)

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I		7 V
Off-state output voltage		5.5 V
Package thermal impedance, θ_{JA} (see Note 2):	DB package	70°C/W
***	DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T _{sto}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN54LS'			SN74LS'			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
Vcc	Supply voltage		4.5	5	5	4.75	5	5.25	V	
Vон	High-level output voltage				5.5			5.5	V	
Іон	High-level output current				-1			-2.6	mA	
loL	Low-level output current				12			24	mA	
	Pulse duration	CLK high	15			15				
t _W		CLK low	15			15			ns	
	Data setup time	'LS373	5↓			5↓			no	
t _{su}	Data setu p time	'LS374	20↑			20↑			ns	
4.	Data hold time	'LS373	20↓			20↓			no	
th	Data hold time	'LS374 [‡]	5↑			01			ns	
TA	Operating free-air temperature				125	0		70	°C	

[‡] The th specification applies only for data frequency below 10 MHz. Designs above 10 MHz should use a minimum of 5 ns (commercial only).



NOTES: 1. Voltage values are with respect to network ground terminal.

^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	DADAMETED			+	,	SN54LS	,	,	SN74LS	'	UNIT
	PARAMETER	TEST	CONDITION	ISI	MIN	TYP‡	MAX	MIN	TYP‡	MAX	UNII
VIH	High-level input voltage				2			2			V
V _{IL}	Low-level input voltage						0.7			0.8	V
٧ıĸ	Input clamp voltage	V _{CC} = MIN,	l _l = −18 mA				-1.5			-1.5	V
VOH	High-level output voltage	V _{CC} = MIN, V _{IL} = V _{IL} max,	V _{IH} = 2 V, I _{OH} = MAX		2.4	3.4		2.4	3.1		٧
V	/a. Low lovel output voltage	V _{CC} = MIN,	V _{IH} = 2 V,	I _{OL} = 12 mA		0.25	0.4		0.25	0.4	V
VOL	Low-level output voltage	V _{IL} = V _{IL} max	•••	$I_{OL} = 24 \text{ mA}$					0.35	0.5	V
lozh	Off-state output current, high-level voltage applied	V _{CC} = MAX, V _O = 2.7 V	V _{IH} = 2 V,				20			20	μΑ
lozL	Off-state output current, low-level voltage applied	$V_{CC} = MAX,$ $V_{O} = 0.4 V$	V _{IH} = 2 V,				-20			-20	μΑ
ΙΙ	Input current at maximum input voltage	V _{CC} = MAX,	V _I = 7 V				0.1			0.1	mA
lн	High-level input current	$V_{CC} = MAX$,	V _I = 2.7 V				20			20	μΑ
Ι _Ι L	Low-level input current	$V_{CC} = MAX$,	V _I = 0.4 V				-0.4			-0.4	mA
los	Short-circuit output current§	$V_{CC} = MAX$			-30		-130	-30		-130	mA
la a	Cumply ourront	V _{CC} = MAX,		'LS373		24	40		24	40	mA
Icc	Supply current	Output control a	t 4.5 V	'LS374		27	40		27	40	IIIA

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 1)

PARAMETER	FROM	то	TEST CONDITIONS	'LS373			'LS374			UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
f _{max}			$R_L = 667 \Omega$, $C_L = 45 pF$, See Note 3				35	50		MHz	
t _{PLH}	Data	Any Q	$R_L = 667 \Omega, C_L = 45 pF,$		12	18				ns	
tPHL	Dala	Arry Q	See Note 3		12	18] "	
tPLH	C or CLK	Any Q	$R_L = 667 \Omega, C_L = 45 pF,$		20	30		15	28	no	
t _{PHL}	C OI CLK	Ally Q	See Note 3		18	30		19	28	ns	
^t PZH	oc	Any Q	$R_L = 667 \Omega, C_L = 45 pF,$		15	28		20	26	ns	
t _{PZL}	00	Arry Q	See Note 3		25	36		21	28	110	
^t PHZ	oc	Any Q	$R_1 = 667 \Omega, C_1 = 5 pF$		15	25		15	28	ns	
t _{PLZ}	5	Ally Q	KL = 007 32, CL = 5 pr		12	20		12	20	115	

NOTE 3: Maximum clock frequency is tested with all outputs loaded.

fmax = maximum clock frequency

tplH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level

tPHZ = output disable time from high level

t_{PLZ} = output disable time from low level



[‡] All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

schematic of inputs and outputs

'S373 and 'S374

'S373 and 'S374



SN54LS373, SN54LS374, SN54S373, SN54S374, SN74LS373, SN74LS373, SN74LS374, SN74S373, SN74S374 OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)† ('S devices)

Supply voltage, V _{CC} (see Note 1)		7 V
Input voltage, V _I		5.5 V
Off-state output voltage		5.5 V
Package thermal impedance, θ _{JA} (see Note 2)	: DW package	58°C/W
	N package	69°C/W
	NS package	60°C/W
Storage temperature range, T _{sto}		-65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Voltage values are with respect to network ground terminal.

recommended operating conditions

				SN54S'			SN74S'		UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
V _{CC} Supply voltage			4.5	5	5.5	4.75	5	5.25	V	
Vон	High-level output voltage			5.5			5.5	V		
loh	High-level output current				-2			-6.5	mA	
	Pulse duration, clock/enable	High	6			6			ns	
t _W	ruise duration, clock/enable	Low	7.3			7.3] 115	
	Data actus timo	'S373	0↓			0↓			20	
t _{su}	Data setup time	'S374	5↑			5↑			ns	
4.	Data hold time	'S373	10↓			10↓				
^t h	Data Holu time	'S374	2↑			2↑			ns	
TA	Operating free-air temperature		-55		125	0		70	°C	



^{2.} The package thermal impedance is calculated in accordance with JESD 51-7.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (SN54S373, SN54S374, SN74S373, SN74S374)

PARA	METER		TES	ST CONDITIONS†		MIN	TYP‡	MAX	UNIT
٧ıH						2			V
V _{IL}								0.8	V
٧ıK		$V_{CC} = MIN,$	$I_{I} = -18 \text{ mA}$					-1.2	V
Va	SN54S'	Voo – MIN	\/ 2 \/	V: 0.8 V	lou - MAY	2.4	3.4		V
VOH	SN74S'	$V_{CC} = MIN,$	$V_{IH} = 2 V$	$V_{IL} = 0.8 V$	I _{OH} = MAX	2.4	3.1		V
V_{OL}		$V_{CC} = MIN,$	V _{IH} = 2 V,	$V_{IL} = 0.8 V$,	$I_{OL} = 20 \text{ mA}$			0.5	V
lozh		$V_{CC} = MAX$,	V _{IH} = 2 V,	V _O = 2.4 V				50	μΑ
lozL		$V_{CC} = MAX$,	V _{IH} = 2 V,	$V_0 = 0.5 V$				-50	μΑ
II		$V_{CC} = MAX$,	V _I = 5.5 V					1	mA
lιΗ		$V_{CC} = MAX$,	V _I = 2.7 V					50	μΑ
IIL		$V_{CC} = MAX$,	V _I = 0.5 V					-250	μΑ
los§		$V_{CC} = MAX$				-40		-100	mA
				Outputs high				160	
			'S373	Outputs low				160	
				Outputs disable	d			190	
ICC		$V_{CC} = MAX$		Outputs high				110	mA
		,	'S374	Outputs low				140	
			33/4	Outputs disable	d			160	
				CLK and OC at	4 V, D inputs at 0 V			180	

[†] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see Figure 2)

PARAMETER	FROM	TO TEST CONDITIONS 'S373		'S373			'S374		UNIT	
PARAMETER	(INPUT)	(OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{max}			$R_L = 280 \Omega$, $C_L = 15 pF$, See Note 3				75	100		MHz
t _{PLH}	Data	Any Q	$R_L = 280 \Omega, C_L = 15 pF,$		7	12				ns
^t PHL	Dala	Ally Q	See Note 3		7	12				115
t _{PLH}	C or CLK	Any Q	$R_{I} = 280 \Omega, C_{I} = 15 pF,$		7	14		8	15	ns
t _{PHL}	COICLK	Ally Q	See Note 3		12	18		11	17	115
^t PZH	oc	Any Q	$R_L = 280 \Omega, C_L = 15 pF,$		8	15		8	15	ns
t _{PZL}	00	Ally Q	See Note 3		11	18		11	18	115
^t PHZ	oc	Any Q	$R_1 = 280 \Omega, C_1 = 5 pF$		6	9		5	9	ns
^t PLZ	UC	Ally Q	N _L = 200 32, G _L = 5 pr		8	12		7	12	115

NOTE 3. Maximum clock frequency is tested with all outputs loaded.

f_{max} = maximum clock frequency

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

tpzH = output enable time to high level

tpzL = output enable time to low level

tpHZ = output disable time from high level

tpl 7 = output disable time from low level



[‡] All typical values are at V_{CC} = 5 V, T_A = 25°C.

[§] Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.

PARAMETER MEASUREMENT INFORMATION SERIES 54LS/74LS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. Phase relationships between inputs and outputs have been chosen arbitrarily for these examples.
 - F. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$, $t_f \leq 1.5$ ns, $t_f \leq 2.6$ ns.
 - G. The outputs are measured one at a time with one input transition per measurement.
 - H. All parameters and waveforms are not applicable to all devices .

Figure 1. Load Circuits and Voltage Waveforms



OCTAL D-TYPE TRANSPARENT LATCHES AND EDGE-TRIGGERED FLIP-FLOPS

SDLS165B - OCTOBER 1975 - REVISED AUGUST 2002

PARAMETER MEASUREMENT INFORMATION **SERIES 54S/74S DEVICES**



- NOTES: A. C_I includes probe and jig capacitance.
 - B. All diodes are 1N3064 or equivalent.
 - C. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - D. S1 and S2 are closed for tpLH, tpHL, tpHZ, and tpLZ; S1 is open and S2 is closed for tpZH; S1 is closed and S2 is open for tpZL.
 - E. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O \approx 50 \Omega$; t_r and $t_f \leq$ 7 ns for Series 54/74 devices and t_r and $t_f \le 2.5$ ns for Series 54S/74S devices.
 - F. The outputs are measured one at a time with one input transition per measurement.
 - G. All parameters and waveforms are not applicable to all devices .

Figure 2. Load Circuits and Voltage Waveforms



TYPICAL APPLICATION DATA



Expandable 4-Word by 8-Bit General Register File





IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated