{"payload":{"header_redesign_enabled":false,"results":[{"id":"140934818","archived":false,"color":"#adb2cb","followers":3,"has_funding_file":false,"hl_name":"srfunksensei/VLSI","hl_trunc_description":"Two Address Instructions (16bit) CPU","language":"VHDL","mirror":false,"owned_by_organization":false,"public":true,"repo":{"repository":{"id":140934818,"name":"VLSI","owner_id":6783316,"owner_login":"srfunksensei","updated_at":"2018-07-14T09:52:36.079Z","has_issues":true}},"sponsorable":false,"topics":["hardware-designs","vlsi-physical-design"],"type":"Public","help_wanted_issues_count":0,"good_first_issue_issues_count":0,"starred_by_current_user":false}],"type":"repositories","page":1,"page_count":1,"elapsed_millis":80,"errors":[],"result_count":1,"facets":[],"protected_org_logins":[],"topics":null,"query_id":"","logged_in":false,"sign_up_path":"/signup?source=code_search_results","sign_in_path":"/login?return_to=https%3A%2F%2Fgithub.com%2Fsearch%3Fq%3Drepo%253Asrfunksensei%252FVLSI%2B%2Blanguage%253AVHDL","metadata":null,"warn_limited_results":false,"csrf_tokens":{"/srfunksensei/VLSI/star":{"post":"NkDZ3ajPE2ZcUslF6w4PyB_igMhCsPhbD_o-PAkxtHhJD71HrK6VA91ahmXs61de8emFrIUDk_yKNmuCvtEHnA"},"/srfunksensei/VLSI/unstar":{"post":"5LY0t--Xzw4186A3w7wGcMFqZ9GrrDG9b6GJcZw-EobTMIwiHKxiTrw6W7quWpVpYGab5Qgk050bMGvuwvQuTw"},"/sponsors/batch_deferred_sponsor_buttons":{"post":"eBpwSIw6J0UMYB_GxeOtvTGNAyToMSljcJF9CdJlekupcRRPODx4eO2yOQsVs9Hs9LmvZjvZqQhTtK084xBQzw"}}},"title":"Repository search results"}