
Sequential circuits I.

In sequential logic circuits, the output is a function of the present inputs as well as the past inputs and outputs. sequential circuit include membry element to store the past data. The flip-flop is a basic element of sequential logic circuits.



Block diagram of sequential circuit.
There are two types of sequential circuits.

- Synchronous circuit; The Sequential circuits which are controlled by a clock are called synchronous Sequential circuits. These circuits get actuated only clock signal is present.
- A Synchronous circuit: The sequential circuits which are not controlled by a clock are called a synchronous sequential circuits, that is the sequential circuits in which events can take place any time the inputs are applied are called A synchronous sequential circuits.

Comparison between synchronous & Asynchronous sequential of Synchronous sequential grant.

- 1. In Synchronous circuits, the charge in input signals can affect membry elements upon activation of clack signal.
- a. In Synchronous concuits, membry elements are clocked FF's
- 3. The maximum operating speed of clock depends on time delays involved.
- 4. They one easien to design

- change in input signals can affect membry elements at any instant of time.
- a. In asynchronous circuits, memory elements are either unclocked FFS or time delay elements.
- 3. Since the clock is not present, a synchronous circuits can operate faster than synchronous circuits.
- 4. more difficult to design,

> latches & Flep flops; -

- > The most important membry element is the flip-flop which is made up of on assembly of logic gates.
- even though a logic gate by itself has no storage capability, several logic gates can be connected together in ways that permit information to be stoled.
- -> Flip-flops are the basic building blocks of most sequential circuits. Actually, flip-flops is an one-but

- mendry device and it can store either 1810.
- inputs continuously and charges its outputs accordingly at any time independent of a clock Signal.
- It refers to non-clocked flip-flops, because these flip flops 'latch on' to a 181 a o immediately upon receiving the input pulse.

> Difference between latches & flip flops.

latch

1. A latch is an electronic sequential logic circuit used to stole information in an asynchronous arrangement.

- a. one latch can store one but information, but output state changes only in response to idata input
- 3. latch is an asynchronous device and it has no clock input.
- 4. latch holds a bit value and it remains constant until new inputs force it to change.
- 5. latches are level -serbiture and the output tracks the input when the level is high. Therefore as long as the level is logic level 1, the output can change if the input

Plip-flop.

- 1. A flip flop is an electronic Sequential togic circuit used to store information in an asynchronous averangement.
- a one flip-flop can store one but-data, but output state changes with clack pulse only.
- 3. Flip-flop has clock input and its output is synchronised with clock pulse.
- 4. Flip flops holds a trit value and it remains constant until a clock pulse is received.
- 5. Flip flops are edge sensutive They can store the input only when there is either a rissing of falling edge of the clock.

Difference between combinational, sequential circuits.


combinational circuit

- 1. The digital logic concent whose outputs can be determined using the logic function of current state input are combinational logic concents.
- 2. It contains no memory element
- 3. It's tehalicour is described by the set of output functions.
- 4. The combinational logic circuits we independent of the clock.
- 5. The combinational digital logic circuit don't require any feed back.
- 6. combinational circuits are easy to design
- 7. Combinational counts are faster because the delay setucion the input and the output is due to peropagation delay of gates only.

 8. Block diagram
- ip Scombination 70/P's

Sequential concuits.

- 1. The digital logic whits whose outputs can be determined using the wagic function of current state inputs and past state inputs are called as sequential logic circuits.
- 2. It contains memory elements.
- 3. It's behaviour is described by the set of next state functions and the set of output functions.
- 4. The maximum sequential logic circuits are uses a clock for triggering the flip-flop operation
- 5. The Sequential digital logic circuits utilize the feedbacks from outputs to inputs.
- 6. Sequential concuits one complex to design.
- 7. Sequential circuits are slower than combinational circuits.



5-R latch !-


The S-R latch has two inputs, namely SET(S) and RESET(R), and two outputs a and a, where a is the complement of a.

 $\begin{array}{c|c} > S & @ \longrightarrow \\ > P & @ \longrightarrow \\ \end{array}$

where a is the wing NOR Grates; - [active-high 5-R latch].

The logic diagram of the S-R latch composed of two 01898-coupled NOR gates. Sand R are two inputs of 3-R latch.

- -> 5 Stands to set, it means that when 5 is 1, it stokes 1.
- > R stands for Reset, and if R=1, latch Reset and it's output will be 0. This concert is called as NOR gate latch & S-R latch.




simplyed towth table.

S	R	Ohtl	State
0	0	0n	Norge
0	+): ; .	0	Reset
1	0	<u></u> [:	Set
		X	involed Stole

5	R	a n	anti	state
0	0	0	.0	NO
0	O.		(change
0.5	1	0	0	RESET
0			0	
17	0	0	3	SET
1 :	0		1	
	1	0.	X	indetermined
l :				(invalid).
	1.	\ <u> </u>	Χ	

Touth table.

- NOR latch and it has no effect on the output state. a and a will remain in whatever state they were prior to the occurence of this input condition.
- 2. SET = 0, RESET = 1, This will always seset a = 0, where it will semain even after RESET setwins to 0.
- 3. SET=1, RESET=0, This will always Set &=1, where it will remain even after SET returns to 0.
- 4. SET = 1, RESET : 1. This condition tries to SET and Reset the latch at the same time, and it produces a = a = 0 if the inpirare setwined to zero simultaneoulsly, the resulting output state is evaluate and in predictable. This input condition should so not be used. It is indetermined state or invalid state.
- S-R latch using NAND Gates: (active low s-R latch)
- > The logic diagram of the 5-r latch composed of two criss-coupled NAND gates.




_	. (J. ·	0
5	R	D'UT 1	State
0	0	X	invaile
0		1	Set
	O	0	reset
٠ [00	N.C

5	R	On	ant1	State		
0	0	0	×	indetermental (invaild)		
0	0		×	(IIIVOLXIII)		
0	1	0	1	set !		
0	1.	1	1			
1	0	0	0	Reset		
1	0	1	O			
 		0.	0	No.		
1			1	charge.		
Buth table.						

Simplefied touth table.

Gated latches :-

The gated S-R latch! - The output can change state any teme the input conditions are changed, so they are called Asynchronic latches. A goted S-R latch requires an Enable (EN) input. Its S and R inputs will control the State of latch only when the Enable is low, the inputs the Enable is low, the inputs the Enable is low, the inputs the Enable is low, the inputs.



The Grated D-latch; - In many applications, it is not necessary to have separate sand R inputs to a latch. If the input Combinations S=R=O and S=R=I are never needed, the Sand R are always the complement of each other. so, to construct a latch with a single input (s) and obtain the R input by inventing it. This single input is labelled D (the data). and the device is called a D-latch.


when D=1, S=1 and R=0, causing the latch to set when Enabled when D=0, S=0 and R=1, causing the latch to Reset when enabled when En is low, the latch is ineffective, and only change in the value of D input does not affect the output at


when En is high, a low 0-input makes a low, i.e resets the latch and high D input makes a a high, that is sets the

Latch.

The output a follows the D-input when En is high. So this latch is said to be transparent.


logic symbol 0 (a) en^{u+1} state 6m 0 O O Reset 0 0 set Touth table NO charge 0 X Ø (NC)





Characteristic equation: — The Characteristic equation of a flip-flop is the equation expressing the next state of a flip-flop in terms of its present state and present excitations. To obtain the characteristic equation of a.

flip-flop write the excitation requirements of the flip-flop, draw a k-map for the next state of the flip-flop in terms of its present state and inputs and simplify it



ant1 = 3+ Ran

Powtru Sable: -

5	R	ant!
0	Ö	@n
O	1	0
1	0	\
		X


Excitation table: - A table which lists the present State, the next state and the excitations of a flip-flop is

ralled the excitation table.

-> A table which indicates the excitations required to take
the flip-flop from the present state to the next state:


Present State on	next state	Regu	wed R
0	0	0	X
0	1	1	0
1	0	0	
		X	0

Timing diagram !-




D-flip-flop:-

logic diagram





Symbol of the edge trugger symbol of the trugger






. Touth table :-	characteristic Table.
CLK /	D/an anti state
D Qn+1	0 0 Reset
1000	0 0
	1 0 Set
1	0 0 NO
	\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
1	X
characteristic equation:	
1 0 0 0	On+1 = D.
6	
1 1 3	uaveforns
Excitation table:	пппппП
C. Lolort	OK A LA LA LA
Present Next D State State	
0 0	P
	81
1 0 0	
TATATATATATA	IX (Paritive-cage trugger clks),
0 1	
(negative - edge trigger d	⟨ ∙ ⟩






logic Symbol




Touth table: -

				_
	丁	K	@n+1	
	0	0	@h	ŀ
	0		3 O 4	
	(0	ŀ	
l	. 1	1	Popple	

characteristic equation.



anti = Kant Jan




characteristic table

	-			. L.		
	Clk	J	K	® _∩	8h+1	State
	74. 74	0	.0	٥	0,	No charge
	<u>_</u>	10	0 "	1-1	1	charge
1	-K-K	0	J	0	0	Perset
1	△	0	1 5	L \	0	
	不不	Ti	0	0	1	get
Į.	不	<u> L </u>	0	.) .	<u></u>	ser
ľ	五不	l)	0)	Toggle
}	5	1]_		_0	10
Ť	.0	X	X	Ø	0	Mo
١	0	X	X	1	. 1	Charge
١	است	<u> </u>	<u>'' '</u>			

excitation table

1	Present State	neutstate	inp	<u> 16</u>
	0	0	0	χ
	0]	1	X
	1	D	X	1
	\]	X	0



Excitation table

an	anti	T
0	0	0
0	1 %	1
1	0	
\. [·	- J	0

unveforms.

Race - Around condition:


If the width of the clock pulse to is too long, the state of the flip-flop will keep on changing from 0 to 1, 1 to 0, o to 1 and so on, and at the end of the clock pulse, its state will be uncertain. This phenomenon is called the state abound condition. The outputs at and at will change on their own if the clock pulse width to is too long compared with the propagation delay I of each NAND Grate.

tp>>T

tp > pulse width

T > propagation delay

The clock pulse width should be such as to allow only one change to complement the state and not too long to allow many changes resulting in uncertainty about the final state. This is a stringent requirement which cannot be ensured in practice. This parothern is eliminated using master - stove flip flop or edge tringged flip-flop.



K


The master-slave flip flop and developed to make the synchronous operation more predictable, that is, to audid the synchronous operation more predictable, that is, to audid the stroblems of logic stace in clocked flip-flops. This improvement problems of logic stace in clocked flip-flops. This improvement is achieved by introducing a known time delay between the time that the flip-flop responds to a clock pulse and the time the sesponse appears at its output. A moster-slave time the sesponse appears at its output. A moster-slave flip-flop because the length of the time sequired for its output to change the length of the width of one clock pulse.


To moster-slave J-K flip-flop actually


slave flip-flop on the rusing edge of the clock pulse, the revels on the control inputs are used to determine the output of the master on the falling edge of the clack pulse, the state of the master is transferred to the slave, whose outputs one arondal

The master-slave flip-flops function very much like the negative edge triggered flip-flaps except for one more disadvantage The control inputs must be held stable while clk is high, otherwise an impredictable operation may occur. This problem with the master-slave flep-flop is overcome with an imporoved master-slave version called the master-slave with data lock-out

waickins








1	5 R	clk	Ġ	State
,	0 0	J.	avo	N.C
.··	0 1	Γ	0	Peset
	10	1	. 1	set
	1 4 1	\prod	2	<u>Schanni</u>
	Touth	table	 2 2	

master-slave To Jup flop; -




		Touth	tal	ble
	0	clk	Ģυ	State
	0	TL	0	Reset
	; / \	IL	ĺ	sut
:				


Asynchronous inputs (PRESET and CLEAR)


The 5-R, O, Tand J-K inputs are called synchronous inputs, because their effect on the flip-flop output is synchronized with the clack input.

inputs. These a synchrionous inputs affect the flip-flop output independently of the Synchrionous inputs and the clock input These as synchrionous inputs can be used to SGT the flip-flop to the 1 State on RESGT the flip-flop to the 0 State at any time regardless of the conditions at the other inputs.

They are normally labelled PRESGT on direct SGT on DC SGT; and CLEAR of direct RESGT on DC CLEAR.









- The Asynchronous inputs are inactive and the flip-flop responds freely to J, k and clk inputs in the normal way. In other words, the clocked operation can takes place.
- -) When PRE=0, CLR=1 then DCSET=0 and DC CLEAR=1
 The)×
- -> when PRE=0, CLR=0 then Asynchronous inputs are inacture and the flip-flop responds feely to J.K and CLK inputs.
 - -) when PRE=0, CLR=1 then Asynchronous input clear is active then flip flop output is '0'.
- → when PRE=1, CIR=0 then Asynchronous input PRESET is active the flip flop output is 1?
- when PRE=1, CLR=1'. This condition should not be used since it can result in an invalid state.

		
DC SET	DC RESET	FFJERPONSE
0	0	clock operation
0		w≈0
j j	0	@=1
l t)	not used.

Towth table_

J-K flip-flop with Active-low Asynchronous inputs





when PRE =0 and CIR =0, This condition should not be used since it can overult in an invalid state.

when PRE = 0 and CLR = 1, then Asynchronous input
PRESET is active then output is '!'

when PRE=1 and CLR=0, then a synchronous input CLEAR is acture then output is o'.

when PRE = 1 and CLR = 1. Then A synchronous inputs core inactive the and the flip responds freely to J. Kand cuk inputs.

DC RESET	FP \
(CLR)	response
0	not red
· .	Qu=1
,	Q = 0
i i	clock
<u> </u>	operation
	CCLR) O O I

Touth table.

Towth table to J-k flep-flop (both Asyncholonous & syncholonous inputs). PRE CLR බ K CLK **Q**) invalid. X X X 0 X X. x - don't care 0 0 X X means either o' 0 0 0 81 1) 0 0 O 0 0 0 0 0 0 Similarly 5-R Hip-Hop PRE ā R 6 .5 cir PRE CLR invalid X UK X. X. X 1 0 X. X 0 R 6 0 D O 0 O O Ô logic diagran 人 0 0 0 invalla 天 Ø 0 N.C. X 0 PRE D- flop-flop. Similarly 10 <u>ි</u> බා clk رق Ď CLR PRE UK involved X. X Ø١ 0 X t 1 X X 0 0 0 F Ô ٠Ø 0 无 O 0 rogic diagram Touth table

Flip-flop conversions:-

Step 1; - obtain the characteristic table of required flip-flop.

Stepa: And also obtain the Excitation table of available . Hip-Hop.

step 3:- obtain the Expressions for the inputs of the existing.

flip-flop in terms of the inputs of the required flip-flop

and the present state variables of the Existing flip-flop

and implement them.

conversion of T-flip-flop to S-R flip-flop (Excitation table)

Available flip-flop -> T-flip-flop (Excitation table)

Required flip-flop -> S-R flip-flop (Characteristic table)

			•	0	•	
1	5	R	an	antl	7	K-map for T
١	0	Ö.	0	0	0	3/00/01
	0	٥) (.	ļ ₄ . ['	O	
	0		0	0	O	
	0		١,	0	1	1 1 10 0 0 0 0
	ī	0	0	1 1	1	
	1	0	1 /	1	0	T= S. Ount Ran.
	1)	0	X	X	
·	11	1		<u> </u>	<u> </u>	

logic diagram

S D T an


R CUK

On

conversion of T-flip-flop to D-flip-flop.


Available > T-flip-flop > excetation table


Required -> D-flip-flop -> characteristic table




construct a D-flip flop to some using 5-R flip flop Avaliable > S-R flip flop -> cruitation table. Required -> D flip flop -> characteristic table.

	0	ω_{Ω}	antl	S	R
	0	0	0	O	χ
	Ō	1	0	0	♠.
Į	ţ	0	1	1	0
1			1.	X	0





logic diagram.



Relige the S-R flep-flop by using J-k flip flop.

Tradiable > S-R > excitation table


Required > J-K -> characteristic table

J	K	an l	ah+1	5	R
0	0	ð	0	0	X
0	٥	1	{	X	0.
O	J	0	0	0	X
0	ſ	. 1	0	0	\
) t	0	٥	1	1	0
	0	{ {	1	X	0
	} (0	t	1	
	\ '1	1	0	0	

K-1	nop	181	S
J/Kan	ام. ما		10
0	o).×	0	0
	JyX	\$ 0	
	S =	Jā	'n
K	-may	Р / д	R
×	0		X
<u></u>			


R= Kain

logic diagram;-



convert J-K flip-flop to T flip-flop

T	ଷ∩	® _{n+1}	J	
0	0	0	<u> </u>	X
0		j	X	(O)
1	0	1	1	X
		0	X	}




logic-diagram

conversion of D-flep flop to T flip-flop.

- * Available -> 0-flipflop -> excitation table
- * Available > T-flipflop > characteristic table.


	Т	(a)	@n+1	D
	0	0	0	0
	\bigcirc	1	1	
ľ	1	0	1	0
	1		0	

K-map to D



D = T.

logic diagram



Counters: - A digetal counter is a set of flip-flops where states charge in response to pulses applied at the input to the counter.

- -> The name itself it indicates, a counter is used to count
- → counters may be asynchronous counters on synchronous counters are also called supple counters.
- In a synchronous counters Flip flops are not truggered simultaneously. The clock does not directly control the time at which every stage charges state.
- The counter is triggered at the same time.

 The comparison of synchronous and A synchronous counters

Riethnas Rounderlange A

Synchronous counters the


- I In this type of counter FF'S one connected in such a way that the output of first FF druces the clock for the second FF, the output of the second FF to the third FF. a. All the Fiz's one not clocked Simultareously.
- 3. Design and implement is very 3 simple ever for more number of states.
- 4. main drawback of these counters is their low speed as the clock is propagated through a number of FFS before it reaches the last FF.
- In this type of counter there is no connection between the output of first FF and clock input of next FF and so on.

 2. All the FRS are clocked simultancously.
 - 3. pesign and implementation, becomes tedious and complex as the number of states increases. 4 since clock is applied to all the Fr's simultaneously the total propagation delay is equal to the propagation delay of only one FF. Herce they are faster.

Synchronous counteris

- -> Synchronous counters have the advantages of high speed and less severe decoding problems but the disadvantage of howing more circuiting than that of Asynchronous counters Design steps of Synchronous counters; -
- 1 number of flip-flops
- 2. state diagram.
- 3. choice of flip-flops and excitation table.
- 4 minimal Expression for Excitations
- 5 logic diagram.
- > pesign of a synchronous 3-bit up-down counter using J-KFF'S step1:- A 3-but counter requires 3-FFS. It has 8 states.
 - (000 --- 111) and all the states are valid.

Stepa: - State diagram




m=0 down counting

Step 3: - Excitation table.

mode (m)	Present State	next state	J ₃	Kz	Ja	Ka Ka	J_1	<u> </u>
0	0 0 0	1	l	X	1	X		Χ̈́
<u> </u>	001	000	0	X	0	. Х	@ X	1
0	0 1 0	0 0 1	0	X	X	1	1 ;	<
Ö		0 1 0	0	X	X	O	X	
0		0	$ _{\times}$	ļ. :	1	X	1 2	`
n		1 0 0	X	Ď	0	X	X 1	
0:		0 1	X	0	X	1	/ LX	
0		110	$\setminus \times$	0	X	0	lx 1	-


		•	1 (1) (1) (1) (1) (1) (1) (1) (1) (1) (1			<u> </u>	· ·	(12)
mode(m)	PS agaza	N+5 au ₃ au ₂ au ₁	J ₃ K ₃	J_2	K ₂	J,	1	K ₁
1	000	001	0 X	0	λ		X	
1	001	010	οχ	1.	λ	X	}	
	010	0 11	OX	X	0	1	X	
	011	100	1 X	X	1	X	1	
	100	10)	X 0	0	X	1	X	•
1		110	X 0	X	X	X l	X	·
1		000	X	X		Χ		: '
Step 4:	obtain the	ninimal ex	pobssion					
a, m	I	•	302 100	01,		0		
00 100	3		00 X	X 1		X2		
01		• 6	01 ×	45		X		1.5
11 X	X	X	11	1 13	<u> </u>	<u> 19</u>	11 12 14	
10 [X	12 - 13 - 13 -	X	10 1	3 9	<u> </u>	<u>10</u> J		
I ——		M. O.M.	INN K	3 = 60	D.M	+ 0,0	p' W.	·
013012 00	01 11 11) 6	13 ⁶⁰ 2 100	10 X	101	X	i ja	
00			00 (X	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\				· .
1 01 X	 		0 1	-	11:11			
	X X -	\vdash			$\left\{ \left\{ x\right\} \right\}$	$\frac{1}{x}$		
10	1-1-		10 [X	$\frac{1}{2} = 0$	1 (3) 1 (3)	@ W	٠.	
	2 = 01 M + 0	M Oyou?	100 01	2 = 0	10	:		
0302	1, X ₃	C) Or	O X X	1	3 2			
01/11	T X	X O	IX X	5	1 6			
11/1	12 1 12 X ₁₅	X	XXX	15 1				• • • • • • • • • • • • • • • • • • • •
io	8 19 X 11	X ₁₀	ULX AX	4	10			
	J1= 1		K	<u>۽ آ</u> ۽	¥.			
	•							,



> resign of a synchronous modulo - 6 Gray Code counter.


Step 1:- number of flip flops - 3 FF'S

step 2:- state diagram.





Step 3 :

3		
Present State	next state	required socitations
	az az az	T ₃ T ₂ T ₁
Ouz Ouz Ou 1		. 0 0 1
0 0 0	001	0 1:0
001	0 1 1	0 6 1
0 1 1	10	6)
	*	
110		
	000	




	<u>.</u>		·.	· · ·		
	Porement state	next state	Jy Ky	J₃ K₃	J ₂ k ₂	J, K _I
,	0 0 0 0 0	0 0 0 1	0 X	OX	OX	X
		0 0 10	o x	0 X	ιχ	又一
	0 0 1 0	0.0	\circ \times	o X	x o	ι×
	0011	0 1 0 0	ox	ιx	×Ι	XI
	0100	0101	0 ×	X O	οX	1 X
	010	0 (10	OX	X O	IX	X I
	0110	0 11	OX	XO	X.0 X.1	1X
	011	1000	1 X	XI \	. '	X 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	1000	1001	X O	0 X	0 X	×1 /
· .	1001	0000	XI	0 X	D X	
	Stepy:-		ī.			1
	101,00	10 0,000	: : <u>11 1</u> 1	D Que 0,0	00 .01	17 (0)
	00 0	3 2 0c X X	X	< 00		
	0) 4 5 1	7 6 01 X X		`	XX	XX
.	11 X ₂ X ₁₃ X 1 10 X ₂ X ₃ X		XX		XX	X X I
• • • • • • • • • • • • • • • • • • • •				کے ا دہ ل	J3 = 0126	
	Jy = Ø3®°		- 4			
q	100 01 11 200 01 11	10 0,00,00	, 01 - 1 - 1 - 1	To and	00 01	11, 10
	00 1 X	7 X 00 X	X		DO X X	[X] X]]
,		XX	 	0		
		X X UX	X X	× 10	,	XXX !
	10	\times \times 10 \times				X X
	Ja= Qy	@ K	g = @1.		K3:	= 0, 0, i





Design a J-k counter that goes thorough states 3,4,6,7 and 3... is the counter self-storting (take a remaining states are invalid) Step 1: - number of flip - flops - 3 flip - flops.


Stepa: - State diagram.



State - diagram.

Step 3:- excitation table

Present State next	state s	equire	inpu	1	<u> </u>	
	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	X X	ار 	Ka	X	1
0 1 1	10 X	0	1	χ	0	X
	il x	0	×	0	l	X
1110	11 X		× —	0	X.	0



A synchizonous counters :-

Design a mod-6 Asynchronous counter using TFF'S

>A mod-6 counter has six stable states ooo, oo1, 010,011,100,

and 101. When six pulse is applied, the counter temporarily

goes to 110 state but immediately reset to 000.

The requires three FF's, because the smallest value of n satisfying the condition $N \le 2^{n}$ is n = 3: three FF's an have eight possible states, out of which only six are utilized and remaining two states 110 and 111.


> For the design, To write a touth table with the present state outputs as as and as, as the volumbles, and reset R as the output.

R=0 +82 000 to 101, R=1 +82 110, and R=X +82 x02 111.
Timing duagram.

Table for R

_	· · · · · · · · · · · · · · · · · · ·		
After	State R		KI K
pulses	ais as au		· .
O	0000		
1	0 0 1 0	0,0	0
ින '	0100		h ,
3 ,	0110	0,0	1 0
Ч.	1 00 0		
5	1010	01010	0
6	110 1	(0.3)	
٠.		R	(
	000	1 and a set south	
		count count count count count	Count
7	001 1	0 1 2 3 4 5	temporal
-			Changeto

count



logic-diagram.
Asynchonous mod-10 counter using T Flip-flops.

Two - but supple up-counter using negative edge-truggered flip-flops;


The a-but up-counter counts in the order 01, 2, 3, 0,1. i.e.


ou, 01, 10, 11, 00, 01. etc. A & bit supple up counter, using negative edge - truggered. J-k FFs, The counter initially reset to 00 when first clock pulse is applied, FF, toggles at the negative-going edge of this pulse, therefore, a, goes from low to high. This becomes a positive - going signal at the clock input of FFa.


or particle - young signing and hence, the state of the counter after one clock pulse is low = 1 and one = 0.

> so next clock pulse. FF1 is change to 1 to 0. then negative going edge of this pulse FF2 is change to 0 to 1. ou=0 and ou=1

going edge of this pulse FFa is no change ou = 1, ou = 1










Shift registers: ;-

- > As a flip-flop can store only one but of dottor, a o' or a 17, it is rejerved to as a single - bit register. when more bits of
- tatar are to be stored, a number of a number of FF's are used.

 A register us a set of FF's used to store burary data. The storage capacity of a regester is the number of bits of digital data it can retain
- → shift-register ore a type of logic circuits closely related to
- -> They are used basically for the storage and transfer of digital dota. The basic difference between a shift register and counter. is that a shift register has no specified sequence of states except in ertain very specialized applications.
- -> where ar a counter has a specified sequence of states Data - Transmission in shift registers
- -> A number of flip-flop's connected together such that data may be shifted into and shifted out of them is called as Shift- register.
- > patar may be shifted into 81 out of the register either in Social form or in parallel form. So, there are four types of shift-registers. They are








Logic diagram of a 4-bit parallel- in, parallel-out

Porallel - in, Serial - out Shift - register; -

For a parallel -in, serial - out, shift register, the data buts are entered simultaneously into their respective stages on parallel lines, rather than one a but - by - but bases over a single une. a. 4-but parallel - in, serial - out, shift register using 0-FFs. There are four data lines A,B,C and D through which the data us entered into the register in parallel tom.



The signal & Shift | LOAD allows by the data to be entered into the register in parallel 18m. (b) the data to be Shifted out serially from terminal dry.


when shift I load line is high, gates Gi, Giz and Giz are disabled, but Gir, Giz, Gio are enabled allowing the data bits to shift-right from one-stage to the next.

→ when shift I load line is low, gates Gry, Grz and Grz are disabled where as gates Gr, Grz and Cr3 are enabled allowing the data input to appear at the D inputs of the respective FFS.

-) when clock pulse is applied, these data buts are shifted to the ou output terminals of the FFS and, therefore, data is inputted in one step.

The OR Grate allows either the normal shifting operation of the parallel datas entry depending on which AND gates are enabled by the level on the shift I load input.

> Bi-directional shift register: -



→ A bi-directional shift register is one in which the data bits can be shifted from left to right & from Right to left.

-> in above figure 4-bit serial-in, serial-out, budirectional Coshift left, Shift night) shift nighter.

> whent Right | left is a 1, the logic circuit works as a shift -

-> when Right left is a o the logic circuit works as a shift-left shift register.

The bi-directional operation is achieved by using the mode Signal and two AND gates and one or Grate for each stage.

> whent mode signal Right lieft is a'i' the @ AND Grates.


GI, GI2, GI3 and GI4 and are enabled and disables the
AND Grates CI5, GIG, GIT and GIB and the state of a output

of each FF is passed through the gate to the D input of the

following FF.

when mode signal Right [left is a'o' the AND Gates.

Gi, Giz, Giz and Giy are disabled, and enabled the AND gates Gis, Gib, Giz and Gis and the state of a output of each FF is passed through the gate to the D'input of the preceding FF.



- -> A register capable of shifting in one direction only is a unidirectional shift register one that can shift in both directional 18 a bi-directional shift register.
- -> If the register has both shifts and parallel load capabilis ties, it is referred to as a universal shift register
- -> A minoral shift-register has both shifts and it means whose input can be either in serial form or in parallel form and whose output also can be either in serial form or in parallel form.
- -> A miversal shift register can be realized using multipleurs. it consists of four D-flip flops and four multiplexurs.
- -> The four multiplexure have two common selection inputs S, and so. Input o in each multiplexes is selected when s, so=00 Input 1 is selected when 5,50=01, and input & is selected when $5_15_0 = 10$ and input 3 is selected when $5_15_0 = 11$. mode control Register operation

\S, So

-> when S, So=0, the present value of the pregister is applied to the D-input of flip-flops. This condition thems a path from the

the D-input of flip-flops. This	1 /3	140 0m g
andition thing a path from the		Shift night
output of each flup-flup 1100 00	0	shift left
input of the some fup-full	10	parallel load.
> when 9,50=01, terminal 1 of	<u> </u>	
the multiplexen inputs have a	your This C	uses a shift -
is in the minority of the live	o hope and	11 ~

path to the 12 inputs of the flip flops. This C right operation, with the social input transferred into flepflop A4.

- -> when 5,50=10, a Sheft-left operation results with the other social input going into flip-flop AT.
- -> Finally S, So = 11 the binary information on the parallel


No change

input lines is transfurred into the register simultaneously during the next clock edge.

Buffer Register :-

Some registers do nothing more than stowing a binary word. The buffer register is the simplest of registers. It simply stores the binary word. The buffer may be a controlled buffer most of the buffer registers use 0-flip flaps.

The timery word to be stored is applied to the data terminals on the application of clock pulse, the output word becomes the same as the word applied at the input terminals the input word is loaded into the register by the application of



ay ay ay a, = xy x3 x2 x1


Controlled by the Register.

In Buffer register us too primitive to be of any use. it needs some control over the x buts, that is some way of holding them off until we are ready to store them.

becomes, a = 0000.

I when the goes high, the register is ready the action.

Load is the control input when load is high, the data bits x can reach the prince of FF's. At the particle - going edge of the next clock pulse, the register is loaded.



logic diagram of a 4-bit controlled tuffer register.

when load is low, the x bits cannot reach the FF'S. At the same time, the inverted signal load is high. This follow each flip-flop output to feed back to its data input. Therefore, data is circulated or retained as each clock pulse arounders. In other words, the contents of the register remain withough in spite of the clock pulses.

In other words, the contents of the register remain withough in spite of the clock pulses.

mole T-FS. Shifte Register counters! -

Shift register counters are obtained from Serial-in Serial-out Shift registers by providing feedback from. The output of the last FF to the input of the first FF.


These devices are called counters because they exhibit a specified sequence of states. The most widely used shift register

counter is the sung counter I simple sung counter)
tuisted sing counter (Johnson counter & the soutch-bull of

Ring counter: -

Page Poses Highlight

This is the simplest shift register counter. The basic ring counter using D-FFS. The realization of this counter using J-k FFS is shown telow figure. Its fip-flops are arranged as in a normal shift register, that is the avoutput of each state is connected to the Dinput of the next stage, but the avoutput of the last FF is connected back to the D-input of the first FF such that the arrange of FFS is arranged in rund and, therefore, the name rung counter.



In most instances, only a single 1 is in the register and is made to circulate around the register as long as clock pulses are applied. Initially, the first ff is present to a 1. so, the initial state is 1000, that is $\omega_1 = 1$, $\omega_2 = 0$, $\omega_3 = 0$

and Oy-a After each clock pulse, the contents of the register are shifted to the right by one bit and any is shifted back to a, The sequence seperates after fow clock pulses. The number of distinct States in the ming counter.

Forested Ring Counter-

Timing diagram of a 4-bit ounter.

>(1000)
(0001)	(0100)
(0010)	
	1


state-diagram.

ه ر.	(B)2	013	au _y	Afterclk pol
1	0	O	0	O .
D	:1	0	0	1
	0	1	0	2
0	O	O .	1	3
	0	O	D	4
0	•	0	0 %	\$
0	: _0	1	0	6
0	0	O	1 :	+ ,

Tuisted Ring counter: -

Sequence table.

The counter is obtained from a serial-in, Soual -out shift register by prioritaing feedback from the inverted output of the last FF to the prinput of the first FF. The au output of each stage is connected to the D input of the next stage, but the @ output of the last stage is connected to the D'input of just stage, therefore, the tuisted oring counter.



'et initally all the FFS be reset, that is the state of the counter be 0000. After each clock pulse, the level of ay is shifted to ay, the level of ay to ay and the level of ay to ay and the sever of ay to ay and the sever eight clock pulses.

Sequence is repeated after every eight clock pulses.

An n FF Johnson counter can have an image states and can count up to an pulses. So, it is a mod-an counter.

Applications of flip flop:

- 1. parallel data storage
- a serial data storage
- 3. Toransfur of data.
- 4. social to parallel conversion
- 5. parallel to serial conversion
- 6. counting
- 7. pregiency division

Applications of shift register;

- 1. Time delays
- 2. serial parallel data conversion
- 3. Ring Counters
- 4. miversal Asynchronous receiver transmitter.

Flip-flop operating characteristics:

propagation delay time: - The output of a flip-flop will not change State immediately after the application of the clock signal of a synchronous inputs. The time interval between the time of application of the triggoring edge or Asynchronous inputs and the time at which the output actually makes a transition is called the propagation delay" time of the flip-flop. It is usually in the mange of a few ns to 149.

- -> propagation delay to LHI measured from the triggering of the clock pulse to the low-to-high transition of the output
- > propagation delay tophe measured from the truggering of the clock pulse to the high-to-low transistion of the output.

50% point on the 50% point on the CLK truggering edge truggowng edge. 50% point on the 50% point on the a. high to-Low low-to-high -> tpl+ transition of a.

propagation delays to LH and to HL writ clk.

- >> Polopagation delay to LH measured from the PRESET input to the low- to-high transition of the output
- -> poropagation delay to the measured from the clear input to the high-to-low transmitton of the output

CLR 501 point on the 50% point on the PRE triggering edge touggenery edge 50% point on the high-to-low 50% point on the **ω** + transition of a (B) low-to-high transition da ->tply


propagation delays tPLH, tPHL WILL PRESET and CLEAR

Set-up-time; - The set-up-time (ts) is the minimum time for . which the control levels need to the maintained constant on the input terminals of the flip-flop, poull to the arouval of the truiggering edge of the clock pulse

hold time: - The hold time (th) is the minimum time for which the control signals need to be maintained constant at the input terminals of the flip flop, after the arrival of the truggering edge of the clock pulse.

the highest frequency at which a flip flop can be reliably triggered. If the clock frequency is above this maximum, the flip flop would be mable to respond quickely enough and its operation will be insteliable. The fmax limit will vory from one flip flop to another.

Pulse widths: - The manufacturer usually specifies the minimum pulse widths for the clock and a synchronous inputs. For the clock sugnal, the minimum High time tw(H) and the minimum low time tw(L) are specified and for asynchronous inputs.



CLK.

K two two two lights

a) CLK.

(b) PRESET 81 CLEAR

minimum pulse widths.

clock transition times; -For reliable triggering, the clock waveform transition times (riese and fall times) should be kept very short. If the clock sugnal takes too long to make the transitions from one level to other, the flip-flop may either trigger erratically or not trigger at all.

power dissupation: - The power dissupation of a flep-flop 19 the total power consumption of the device. It 195

VCC = Supply voltage P=VCC. ICC Icc - curvent

The power dissipation of a flip-flop is usually in mw. If a digital eystem has N-flip flops and if each flip-flop dissipates Pmu of power, the total power requirements

PTOT = N. VCC. ICC

=(N.P) mw