ARM ARCHITECTURES AND PROCESSOR

Introduction:

The ARM architecture Processor is an Advanced Reduced instruction set computing [RISC] machine & It's a 32-bit reduced instruction set computer RISC microcontroller. It was introduced by the Acron computer organization in 1987.
This ARM is a family of microcontroller developed by makers like ST microelectronics, Motorola and soon.

ARM Architecture :-




Fig:-Block diagram of ARM Architecture

>The block diagram of ARM architecture is shown in above figure.

>The ARM architecture consists of following

1. Arithematic logic unit

2. mulliplier

3. Barrel Shifter

4. control unit

5. Register bank

multiplexer: Several multiplexers are accustomed to the management operation of the Processor buses

Arithematic logic unit (ALU): The ALV has two 32-bt inputs
The Primary comes from the register bank. Whereas the other comes from the shifter. Status register Flags modified by the ALV outputs The V-bit output goes to the V-flag as well as the count goes to c Flag.

Barrel Shifter: The barrel shifter Features a 32-bit input to be shifted. This ilp is coming back from the register bank or it might be immediate data. The shifter has different control ilp's coming tack from the instruction register.

incrementer:

For load & store instructions, The incremented updates the contents of the address register before the Processor core reads or writes the next register value from or to the consecutive memory location.




Address Register: This holds the address generated by the load & store instructions & places it on the address buc

instruction occoder: It decades the instruction opcode read from the memory & then the instruction is Executed.

Register bank: This is a bank of 32-bit registers used For Storing data items.

Centures of ARM

- 1. Thumb set designed for 16-bit word lengths & instructions which internally executes by same 32-bit core.
- 2. Most operations are executed over registers.
- 5. All instructions can be conditional.
- 4. It supports 25 different instruction.
- 5. ARM Provides no explicit return instruction.
- 6. The ARM architecture has a large variety of addressing modes.
- 7. many thumb data Processing instructions use a 2address format
- 8. Jazelle instruction set: Introduces technological in Frastructure for running Java code.



ARM Cortes	(-M series	Family		
ARM core	Mo	Mı	M3	MH
year of Establishmol	2009	7002	2007	2010
ARM our offil column	ARMV6 - M	ARMV6 - M	M- FVMAR	UBWA1E -W
memory corollitecture		Jon-Neuman	Harvard	Harvard
No. of instruction Pipeline stages	Э	3	3	3
Interrupts	1 to 3 [NMI]	1 to 32	1 to 240 [NM]]	1 to 240
Interrupt latency	16 cycles	23 For NMI, 26 For IRQ	12 cycles	12 cycles
microcontroll Chips based on	TOSKIDA TXOO, NXP LPC 1100, CYPTESS HM, PSOC H		TOSFIIDA TXO3,	TOSKIBA XH, NXPV3, Cy press, Psoc6

ADM cortex-M3 Processor Functional Description

->The cortex-M3 Processor Features:

* I low quite count Processor core, with low latency interrupt Processing that has:

> A subset of the thumb instruction set defined in the APMV3-m architecture Reference manual.

(5)

> Banked Stack Pointer [SP]




Fig: Block diagram of ARM ONTER MS Processor

- >Hardware divide instructions. Solv & upiv.
- -> Handler & Taread modes
- > Thumb & debug states

Nested Dectored Interrupt controller [NVIC]: closely integraled with the Processor core to achieve low latency interrupt Processing Features include:

- >External interrupts, configurable from 1 to 240
- > Bits of Priority. Configurable from 3 to 8.
- > Dynamic reprioritization of interrupts.
- > Priority Grouping
- → optional wake-up interrupt controller [wic], Providing ultra low Power sleep mode support

Memory Protection unit [MPU]: An optional MPU For memory Protection, including

- > Figat memory regions
- → Sub Region Disable [SRD], enabling efficient use of memory regions
- > The ability to enable a background region that implements the default memory map attributes Bus interfaces.
- > Three advanced high. Performance bus-lite [AHB-Lite], interfaces: I code, D code & system bus interfaces.
- > Private Peripheral Bus [PPB] based on Advanced Peripheral Bus [ADA] Interface.
- > Bit band support that includes atomic bit band write & read operations

- -> Memory access alignment.
- > write buffer for buffering of write data
- * low-cast debug solution that Features:
- >Debug access to all memory & registers in the System.
- > Serial wire debug Port [SWDP] (0) Serial wire JTAG Debug Port [Swi-on] debug access or both-poptional Flash Path & Breakpoints [FD]
- > optional Data watchpoint & Trace [OWT] unit For implementing watchpoints, data tracing & system Pro Filing.
- > optional instrumentation Trace marcocell ITM for Support of Printf style debugging
- > optional Trace Port interface unit [TDIU] For bridging to a trace Port analyzer TPA, including single wire output [Swo] mode
- > optional Embedded Trace macrocell [ETM] for instrumentation trace

ETM interface

- -> AHB Trace marcocell interface
- → Debug Port AHB-AP interFace
- > Bus interfaces

7

Bus interfaces: four external advanced high Performance bus AHB - lite bus interface

I code memory interface:

Instruction Fetches from code memory space exotocood

to exerteff are Performed over this 32-bit AHB-LILL bus.

> The debugger cannot access their interface.

Ocode memory interface:

Data & debug access to code memory space excoolong to exterfere are Performed over their 32 bit AHB-LITE Bus. Core & data accesses have a fight Priority than debug access on this bus.

modes of operation & execution | Programming models

The Cortex-M3 Processor supports Thread and Handler

operating modes, and may be run in Thumb or Debug

operating states. In addition, the Processor can limit

or exclude access to some resources by executing

code in Priviledged or unprivileged mode.

operating modes:

The conditions which cause the Processor to enter Thread or Handler mode are as follows:

Thread: The Processor enters thread mode on Reset.

or as a Result of an exeception return. Priviledged & unpriviledged code can run in thread

mode


Handler: The Processor enters Handler mode as a result of an exception. All code is Priviledged in Handler mode.

operating states:

The Processor can operate in Linumb or debug state

Thumb: This is normal execution running 16-bit & 32 bit halfword aligned thumb instructions

Debug: This is the state when the Processor in halling debug.



Registers.

Cortex - Ma Processor have a no of registers inside the Processor core to Perform data Processing & Control Most of the registers are grouped in a unit

(10)

a register bank. ARM architecture, if data is im memory is to be Processed. It has to be loaded from the memory to registers in register bank Processed inside the Accessor & written back to memory if needed. This is commonly called bank store architecture.




Fig:-Register organization General Purpose Registers:

 R_0 - R_{12} are 32-bit general Purpose registers for plata operations.

Stack Pointer: The stack Pointer (SP) is a Register R13.

In Thread mode, bit[1] of the compact register indicates

the stack Pointer to use:

→ 0 = main stack Pointer MSP . This is the reset Value

→ 1 : Process stack Pointer PSP.
On reset, the Processor loads the MSP with the Value

From address 0x00000000

Link Register: The link register[LR] is register R14.

It stores the return information for subroutines, function calls. & exceptions. On reset, the Processor sets the LR value to 0xffffffff.

Program Counter: The Program counter Pc is register Ris. It contains the current Program address. On reset, the Processor loads the Pc with the value of the reset Vector, which is at address 0x00000004. Bit by of the Value is loaded into the EPSR T-bit at reset & must be 1.

Special Registers: These registers contain the Processor Status & define the operation states & interrupt / exception.

special registers are most memory mapped a can be accessed using special registers access instructions such as MSR and MRS

MRS < reg > , < special_reg > : load special register into reg.
msR < special_reg > < reg >

(12

Program status Register:

The Program stalus Register PSA combines

- 1. Application Program status Register [ADSA]
- 2 Interrupt Program status Register [IPSR]
- 3. Execution Program Status Register [EPSR]

These registers are mutually exclusive bitfields in the 32-bit PSR. The bit assignments are.

	31 30 29 22 23 26 25 24 23	
APSR	N 2 C V B Dags > 1	98: : 0
IPSR	Recen	ved
EPSR	Reserved Ict/IT Reserved	Exception/ ISR_Number
	Reserved ICI/IT	Decorded

where

N-> Negative Flag

- Z → zero Flag
- C > carry Flag | Borrow Flag
- V > over Flow Flag
- Q > Stricky Saturation Flag

GE + Greater than or equal Flags For each byte lane.

ICI/IT > Interrupt continous ble instruction/

T > Thumb state

Exception -> indicate which exception the Processor is

handling

Control Register: - The CONTROL register controls the stack used an Privilege level for software execution when the Processor is in thread mode. The bit assignments are:

Function Aits Name [31:2] -> -> Reserved [1] → SPSFL > Defines the currently active stack Pointer: In Handler mode Lais, bit reads as zero a ignores writes the Cortex-M3 updates, this bit automat -ically on exeception return 0 = MSD is the current stack flinter 1 = RSP is the current stack Pointer Defines the thread mode Privilege < visual < [0] level: 0 = Privileged 1 = unprivileged

Stack: and stack Pointer: -

The Processor uses a full descending stack. This means the stack Pointer Golds the address of the last stacked item in memory. When the Processor Pushes a new item onto the stack, it decrements the stackpointer 5 then writes the item to the new memory location. The Processor implements 2 stacks, the main stack & Process stack. with a Pointer for each field in independent registers.


In Thread mode, the control register controls whether the Processor uses the main stack or the Process stack. In Handler mode, the Processor always uses the main stack the options for Processor operations are:

Processor mode	used to execute	Privilege level for Software execution	stack used
Thrend	Applications		main stack or Process stack
Handler	Exception Gandlers	Always Privileged	main stack

Subroulines and Parameter Passing

For output data results. This code is given very similar From Program to Program.

So within the coole same Program should be written in several places.



SUMMER STJ EXIT SUM : Save Return adolress


ENT 1 9


LOOP ADD INCOME IT : Add income IT.

DEC 11 : Add income (I)

TINN LOOP : CRECK For end of loop

EXIT-SUM JMP + THIS INSTRUCTION MODIFIED





THPES OF Parallel Ports.

- 1. Parallel Port one bit input : complete revolution of a
- 2 Parallel one bit output :- Dwm output For a DAC
- 3. Parallel Port multi-bit input: ADC input From liquid level measurement
- 4. Parallel Port multi-bit output: LCD display matrix unit in a cellular phone.

Nested Sectored interrupt Controller

This section describes the NVIC & the registers it uses. The NVIC supports:

⇒ An implementation - defined number of interrupts, in the range 1-240 interrupts

(F)

- > level and Pulse detection of interrupt signals
- > Dynamic reprioritization of interrupts
- > Grouping of Priority values into group Priority and suppriority Fields.
- > interrupt tail chaining
- > An external Non-maskable interrupt NMI
- > optional wic, Providing ultra low fower steep mode Support.

The Processor automatically states its state on exception entry & unstacks this state on exception exit, with no instruction overhead this Provides low latency exception Fiandling. The Fiardware implement -ation of the NVIC registers.

- 1. Interrupt Set enable registers
- 2. Interrupt clear-enable Registers
- 3 Interrupt Set-Pending Registers.
- 4. Interrupt clear-Pending Registers
- 5 Interrupt Active bit Registers.
- 6 Interrupt Priority Registers
- 7. Software trigger interrupt Registers

The ICTR' characteristics are Interrupt control tune Associate

Purpose: - shows the no of interrupts lines that the NVIC SUPPORTS

usage constraints: There are no usage constraints

Configurations: This register is available in all Processor configurations

Attributes:

Bits Name Function

[31:4] > - > Reserved

3:0 > INTILINESNUM > Total number of interrupt lines in groups of 32.

boog = 0...32

booo, = 33 ... 64

boo10 = 65 --- 96

bool1 = 97 -- 128

bo100 = 129 .. 160

boioi = 161 ... 192

Do110 = 193 ... 224

ban = 225 ... 256

Functional description

The NVIC Supports upto 240 interrupts each with upto 256 levels of Priority. You can change the Priority of an interrupt dynamically. The NVIC & the Processor core interface are closely coupled, to enable low latency interrupt Processing & efficient Processing of late arriving interrupts the NVIC maintains knowledge of the stacked, or nested, interrupts to enable bail-chaining of interrupts.

you can only Fully access the NVIC From Privileged mode, but you can cause interrupts to enter a Pending State in user mode if you enable this capability using the configuration control Register. Any other user mode the configuration control Register.

you can access all NVIC registers using byte, falfword, & word accesses unless otherwise stated. NVIC registers are located within the scs.

Processor faud exception fandling is described in exceptions

low Power modes

your implementation can include a wake-up interrupt controller wic. This enables Processor & NVIC to be fut into a very low Power sleep mode leaving the wic to identify & Prioritize interrupts.

The Processor Fully implements the wait for interrupt (WFI), wait for event (WFE) & the send event (SEV) instructions. In addition, the Processor also supports the use of sleeponexit, that causes the Processor core to enter sleep mode when it returns from an exception handler to thread mode.

level vs pulse interrupts

(19)

The Processor supports both level & Pulse interrupts.

A level interrupt is held asserted until it is cleared by

the TSR accessing the device. A Pulse interrupt is a Varient of an edge model.

For level interrupts, if the signal is not deasserted before the return From the interrupt routine, the interrupt again enters the pending state & reactivities. This is Particularly useful for FIFO & buffer based devices bezit ensures that they drain either by a single ISR or by repeated invocations, with no extra work. This means that the device holds the signal in assert until the device is empty.

Pulse interrupts are mostly used for external Signals & for rate or repeat signals.