


Analog to Digital & Digital to Analog converters

D-A converter:-



$$V_0 = kV_{FS} (d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n})$$

where, k is scaling factor which is usually unity

V_{FS} fullscale off voltage d_1 is the most significant


bit with a weight of $V_{FS}/2$. d_n is least significant

bit with a weight of $V_{FS}/2^n$.


→ D-A converters are basically 3 types:

1. Binary weighted resistor.
2. R-2R ladder
3. Inverter R-2R.

Binary weighted resistor D-AC:



O/P waveform :-



option B shows a digital control pattern diagrammatically
→ A binary weighted resistor is represented as shown in fig.

→ From the fig an op amp uses a set of weighted resistors $2R, 2^2R, 2^3R \dots 2^nR$. Connected to a set of switches as shown in fig. terminals are numbered A-G.

→ $d_1, d_2, d_3 \dots d_n$ are electronic switches controlled by the binary I/P word. They are single pole, double throw switches.

† If the binary I/P is 1 it connects the resistance through ref voltage if it is 0 switch connects resistor to the ground.

→ Let $i_1, i_2, i_3 \dots i_n$ denote the currents through the resistors, i_o be the current to the F.B path.

because of the virtual ground at the F.B terminals we have $i_o = i_1 + i_2 + i_3 \dots + i_n$.

$$i_0 = - \left[\frac{VR}{2R} d_1 + \frac{VR}{2^2 R} d_2 + \frac{VR}{2^3 R} d_3 + \dots + \frac{VR}{2^n R} d_n \right]$$

$$i_0 = - \frac{VR}{R} \left[d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n} \right]$$

→ But the o/p voltage

$$V_o = -i_0 R_f$$

$$V_o = \frac{VR R_f}{R} \left[d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n} \right]$$

D₁₃ D₁₄ D₁₅

→ Then compare to the general eqn, the 'scaling factor' becomes '1' and full scale voltage is equal to ref voltage.

$$\therefore V_o = VR \left[d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n} \right]$$

→ let the I/P be a 4 bit binary word

$$D = (d_1, d_2, d_3, d_4)$$

since for $n=4$ the no. of digital I/Ps is possible is $2^4 = 16$.

$$D_0 = 0000$$

$$D_1 = 0001$$

$$D_2 = 0010$$

$$D_3 = 0011$$

$$D_4 = 0100$$

$$D_5 = 0101$$

$$D_6 = 0110$$

$$D_7 = 0111$$

$$D_8 = 1000$$

$$D_9 = 1001$$

$$D_{10} = 1010$$

$$D_{11} = 1011$$

$$D_{12} = 1100$$

$$D_{13} = 1101$$


$$D_{14} = 1110$$

$$D_{15} = 1111$$


→ The graphical representation of analog o/p voltage V_o against all possible d/p words is shown in fig from the fig it is seen that the analog o/p voltage is a +ve staircase the o/p is +ve.



→ Since the ref voltage is $-V_R$.

R-2R ladder DAC :-



→ Let us take $D = 100$ the ckt can be modified as





→ This type of DAC uses only two values of resistors and hence it is easy to fabricate all resistors on a chip. The usual values of the resistors range from $2.5\text{ k}\Omega$ to $20\text{ k}\Omega$. The resistors are $(R-2R)$ so arranged as to form a ladder network as shown in fig.

→ The analog voltage output for any binary input can be determined as follows.

→ Let the digital input be a 3-bit binary word given as $D = 100$; $d_1 = 1$, $d_2 = 0$ and $d_3 = 0$. The switch position are shown below.

→ The circuit is redrawn below (b).

To find the voltage at node-3 i.e., v_3 from the circuit in question (a) from the ladder network.

$$\text{i)} \quad 2R // 2R = \frac{2R \times 2R}{2R + 2R} = \frac{4R^2}{4R} = R.$$

$$\text{ii)} \quad R + R = 2R$$

$$\text{iii)} \quad 2R // 2R = \frac{2R \times 2R}{2R + 2R} = \frac{4R^2}{4R} = R$$

$$\text{iv)} \quad R + R = 2R$$

equivalent resistance of nodes will be $2R$.

The modified ckt as shown in fig(c).

→ Because of the virtual ground at the input terminals of the op-amp, the potential of the inverting input terminal is also zero.

→ The ckt further modifies as shown. Both resistors $2R$ and R joined at node 3 are at zero potential. They can be replaced by a single resistance.

→ from fig(d) $V_3 = -V_R/4$

$$2R/(4R) = \frac{2R \times R}{2R+R} = \frac{2R^2}{3R} = \frac{2}{3}R$$


→ The ckt (d) further modifies as shown. Ckt (e)

$$i = \frac{-V_R}{2R + \frac{2}{3}R} = \frac{-3V_R}{8R}$$

$$V_3 = \frac{2R}{3} \left(\frac{-3V_R}{8R} \right) = -\frac{V_R}{4}$$

Hence the potential at node 3 = $-V_R/4$

→ The original ckt may be redrawn as follows.



We have closed loop gain $\frac{V_0}{V_i} = -\frac{VR}{4}$

$$\text{But } V_i = -V_R/4$$

$$\text{OIP voltage } V_0 = -2 \left(-\frac{V_R}{4} \right) = \frac{V_R}{2} = V_{FS}/2$$

$$\boxed{V_0 = V_{FS}/2}$$

$$V_o = -V_i$$

corr) $V_o = V_i$

Unit-6

Analog to Digital & Digital

(9)


Inverted R-2R ladder DAC.

In the R-2R ladder DAC, current in every one of the resistors changes, as and when the input data change.

An increase of current results in more heat being generated and thus there is a larger dissipation of power. This is highly undesirable in practice.

This drawback is overcome in the inverted R-2R ladder DAC.

An inverted R-2R ladder DAC with a 3-bit input is shown in fig.



It may be observed that the positions of msb and lsb are interchanged. Compare with the R-2R ladder DAC. The arrangement of switches is such that the input binary word connects the switches to either the ground or inverting input terminal. But the inverting input terminal is also at ground potential because of virtual ground. This makes the current in the resistances to be the same,

(10)

independent of the input.

Let the input binary word be $D = 001$.

The positions of the switches are shown dotted.

Since the current through each branch of

the Ladder network is constant, the voltages of

the nodes remain constant at $\frac{V_R}{2^0}, \frac{V_R}{2^1}, \frac{V_R}{2^2}$.

Analog - to - Digital converters (ADC) :-

11

A practical analog-to-digital converter accepts an analog input voltage and produces an output binary word $d_1 d_2 d_3 \dots d_n$ of functional value D , such that $D = d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n}$

In the above expression for D , d_1 is the most significant bit (MSB) and d_0 is the least significant bit (LSB).

bit (LSB) There are two additional control lines in an ADC: the START and EOC


START and EOC
The START input tells the converter when precisely to start the conversion, and the EOC (end of conversion) signal is complete.

to start the conversion and output announces when the conversion is complete.

A to D converters are either interfaced with microprocessor or they drive directly LCD or LED displays.

It is a block diagram representation of an analog-to-

digital converter



classification of ADC's :-

Based upon the technique adopted for conversion
analog-to-digital converters are broadly classified
into two groups.

(i) Direct type ADC's and

(ii) Integrating type ADC's

A direct type ADC compares a given analog input signal with an internally generated equivalent signal, whereas an integrating type ADC does the conversion in an indirect manner. The analog input signal is first converted into a linear function of frequency or time, and this is subsequently converted into a digital code.

Some of the direct type ADC's are

- (i) flash converter (or parallel comparator ADC)
- (ii) Counter type converter (or ADC using DAC)
- (iii) Tracking or servo meter
- (iv) successive approximation type converter etc.

Integrating type converters which find wide application in practice are:

- (i) charge balancing ADC and
- (ii) Dual slope ADC.


binary search.

The searching process is very fast, a n-bit conversion being completed in only n clock periods.

The strategy consists in adjusting the input code of DAC such that its outputs is within $\pm \frac{1}{2}$ LSB of the analog input signal.

which is to be converted into equivalent digital signal it is a trial and error process. and that particular code which comes nearest is the required ADC output

The block diagram of a successive approximation ADC is as shown in figure



SOC. start of conversion; EOC. end of conversion

The ckt uses a successive approximation register, a DAC and a comparator.

The external clock input sets the internal timing

end of the conversion process.

operation:-

As already seen, the basic idea of using a SAR is to find, by trial and error process, the required value of each bit of the digital output. The operation takes place as follows.

The SOC signal initiates the process of search. The SAR sets the MSB (most significant bit) $d_7=1$, as soon as the START signal arrives, and all other bits are set to 0. If the converter is a 8-bit converter, the initial setting would be 10000000. The output V_d of the DAC for this trial code is compared with the analog input V_i .

If the analog input V_i is greater than the DAC output V_d it implies that the trial code 10000000 is less than the correct digital representation of V_i . The MSB d_7 is left at 1 and the next lower significant bit is set at 1, and the process is repeated.

If, on the other hand, the input V_i is less than the DAC output V_d , it implies that the trial code 10000000 is greater than the correct digital representation of V_i . In such an event, the MSB is set to 0, and the next lower significant bit is set to 1, and the process is repeated.

Thus the above process of comparison is repeated for all subsequent bits, one at a time, until all bit positions have been tested.

Analog to Digital, Digital to Analog converter

The comparator changes state whenever the DAC output crosses V_r and this activates the EOC (end-of-conversion) command.

(15)

It is seen that with the successive comparison of the bits DAC output, the output voltage of the ADC becomes more and more close to the actual analog input voltage.

Whatever the value of the analog input, only eight pulses are required to establish the accurate output.

In practice, however, an additional pulse is needed to load the output register and reinitialize the ckt.

A typical conversion sequence is given in figure.

correct digital representation	SAR D/P Vd at different stages	comparator output
1 0 1 1 0 0 1 0	1 0 0 0 0 0 0 0	1
	1 0 1 0 0 0 0 0	0
	1 1 0 1 0 0 0 0	1
	1 0 1 1 0 0 0 0	1
	1 0 1 1 1 0 0 0	0
	1 0 1 1 0 1 0 0	0
	1 0 1 1 0 0 1 0	1
	1 0 1 1 0 0 1 1	0

Comparator D/P after comparing all 8-bits = 10110010

= digital representation of analog I/P.

The time required for one conversion from analog to digital depends on both the clock period T and no. of bits n . Let T_C denote the conversion time
 we have $T_C = T(n+1)$

$$V_o = -V_i$$


$$(or) V_o = V_i$$

counter type ADC (or ADC using DAC)

The Counter type ADC is also referred to as ADC using DAC since the circuit uses a DAC.

The basic principle employed in this type of ADC is that the linear ramp can be produced by connecting the output of a counter to the input of a DAC.

The block diagram representation of a counter type A to D converter is as shown in figure



Operation:-

The binary counter is reset to zero. The o/p of the binary counter is also zero. The analog i/p voltage is applied at the non inverting (+) input terminal of the Comparator as studied earlier since the i/p voltage is more positive the comparator o/p goes high. This enables the AND gate and the clock reaches out to the counter. The counter begins to count the clock pulses. Each clock pulse generated of the start will be approximated to a step pulse.

Pulse increases the O/P voltage of the DAC by one step. The result is that a staircase voltage is generated at the O/P of the DAC. If the no. of steps of the staircase is quite large, the O/P voltage may be approximated to a linear ramp.

As soon as the DAC O/P voltage exceeds the applied I/P voltage the comparator output goes low. This disables the AND gate with the result that the clock gets disconnected from the counter.

The control circuitry of the device provides a latch strobe. The counter output is latched. Also the counter gets reset to zero device.

The latched data is displayed by using decoder and display device.

Thus Analog-to-digital conversion is achieved.

The Counter type DAC also suffers from certain drawbacks.

i) The speed is comparatively low.

ii) The DAC used must be precise and sensitive

iii) If the I/P signal is time-varying, it needs to be sampled by means of a sample and hold circuit, before it is applied to the comparator.

Dual slope DAC :-


The dual slope DAC is an integrator type

D to A converter. Its accuracy is quite high, even though the speed of operation is quite low.

In the circuit uses an integrator and a flip-flop in addition to a comparator and binary counter

In the dual slope DAC, the analog ilp voltage and a reference voltage are both converted into time periods by means of an integrator, and are then measured by means of a counter

The block diagram representation as shown in fig



The integrator is a ramp generator. There is a switch arrangement S by which the integrator input can be switched b/w the analog ilp voltage v_i and a negative reference voltage $-v_{ref}$. The switch is controlled by the MSB of the binary counter (see block diagram)

when the MSB is a logic 0, the switch closes on terminal 1 at which the ilp voltage is applied.

when the MSB is a logic 1, the switch closes on terminal 2 at which the reference voltage is applied

Operation 8-

Let the analog switch close on terminal 1 at $t=0$. (19)

The analog o/p voltage v_i gets applied at the inverting terminal of the integrator.

The integrator o/p voltage is given as

$$V_{oi} = - \frac{1}{R_1 C_1} \int_0^{t_1} V_i dt$$

$$= - \frac{V_i t_1}{R_1 C_1}, \text{ if } V_i \text{ is assumed to be}$$

constant over the interval 0 to t_1 .

The integrator o/p voltage is applied to the comparator. The comparator output goes high, it enables the AND gate and the clock pulse reach the counter.

At the end of 2^n clock periods, the MSB of the counter goes high. This causes the output of the flip-flop to go high with the result that the analog switch S switches from position 1 to position 2, connects the reference voltage to the integrator inverting terminal.

Simultaneously the binary counter gets reset. The negative reference voltage $-V_R$ which now forms the i/p to the integrator makes the o/p of the integrator increase as a positive linear ramp. When it reaches zero level, the comparator o/p goes low and this disables the AND gate,

takes place and half cycle
and the result of it is that the clock pulse
cease to reach the counter. the counter stops
at a count corresponding a time interval t_2 .
since the integrator o/p voltage, originally zero
drops to a definite voltage V in time t_1 , and
rises to the original voltage V_{i2}

zero in time t_2 , we have

$$\text{charge voltage} = \text{discharge voltage}$$

$$\therefore \frac{V_i t_1}{R_1 C_1} = \frac{V R t_2}{R_1 C_1}$$

$$\text{or } V_i t_1 = V R t_2 \text{ or } t_2 = \frac{V_i t_1}{V R}$$

In the above expression for t_2 , V_R and t_1 are fixed. Hence $t_2 \propto V_i$

That is, t_2 is directly proportional to the analog o/p voltage and hence is measure of it. The o/p of the counter is a binary number which corresponds to time t_2 .

thus the binary digital o/p of the counter is also proportional to the analog input.

We have digital o/p of the counter = (counts/sec) t_2

$$\text{But, } t_2 = \frac{V_i t_1}{V R}$$


$$\therefore \text{Digital o/p of the Counter} = (\text{Counts/sec}) t_1 \left(\frac{V_i}{V R} \right)$$

The counter o/p is displayed suitably.

The wave form of the integrator o/p voltage

(31)

(21)




The dual slope ADC is very widely used in practice in view of its many advantages.

- (i) It possesses a high degree of accuracy
- (ii) It is cheap and
- (iii) Its performance is not adversely affected by change of temperature.

Flash ADC (or Parallel comparator ADC)

A flash ADC, also termed as parallel comparator ADC, finds application when very high speed is required. The ADC is called flash ADC, since it does the conversion very rapidly. Although a flash ADC is perhaps the simplest of converters, it is also the most expensive, since it uses a large no. of comparators.

figure shows the basic circuit of a flash type 3-bit A to D converter.



The circuit consists of a resistive divider network, 8 numbers of Opamp comparators and a 8-line to 3-line priority encoder. The non inverting (+) ip terminals of all opamps are connected to the analog ip v_i and the inverting (-) ip terminals are connected to various levels of the reference voltage V_R produced by the resistive divider network, as shown in the figure.


The reference voltage V_R is equal to the full scale i/p signal voltage.

(23)

All resistors are of equal magnitude, the voltage levels at the nodes are equally deviated between reference voltage V_R and the ground.

The main purpose of building the circuit in the fashion shown in the figure is to compare the i/p analog circuit V_i with each of the node voltages.

The truth tables for the comparator and the ADC are given in figure



voltage i/p	Logic o/p X
$V_i > V_d$	$x=1$
$V_i < V_d$	$x=0$
$V_i = V_d$	previous value

i/p voltage V_i	x_7	x_6	x_5	x_4	x_3	x_2	x_1	x_0	y_2	y_1	y
0 to $\frac{1}{8}V_R$	0	0	0	0	0	0	0	1	0	0	0
$\frac{1}{8}V_R$ to $\frac{1}{4}V_R$	0	0	0	0	0	0	1	1	0	0	1
$\frac{1}{4}V_R$ to $\frac{3}{8}V_R$	0	0	0	0	0	1	1	1	0	1	0
$\frac{3}{8}V_R$ to $\frac{1}{2}V_R$	0	0	0	0	1	1	1	1	0	1	1
$\frac{1}{2}V_R$ to $\frac{5}{8}V_R$	0	0	0	1	1	1	1	1	1	0	0
$\frac{5}{8}V_R$ to $\frac{3}{4}V_R$	0	0	1	1	1	1	1	1	1	1	1
$\frac{3}{4}V_R$ to $\frac{7}{8}V_R$	0	1	1	1	1	1	1	1	1	1	1
$\frac{7}{8}V_R$ to V_R	1	1	1	1	1	1	1	1	1	1	1

During the
takes place

As studied earlier, the comparators give output 1 or 0 depending upon whether the i/p signal level is greater or less than the reference voltage level. A comparator whose o/p is a logical 1 remains ON, and a comparator whose o/p is a logical 0 remains OFF. The encoder converts the code resulting from the comparators into a binary code, and this is suitably displayed.

The number of comparators required for n-bit resolution = $2^n - 1$

$$\text{Quantization error} = \pm \frac{1}{2} \text{ LSB}$$

$$f_{\text{max}} = \frac{1}{2\pi T_c \cdot 2^n}, \text{ where } f_{\text{max}} = \text{maximum frequency}$$

for a sinusoidal i/p voltage to be digitized with an accuracy of $\pm \frac{1}{2} \text{ LSB}$


T_c = conversion time and

n = number of bits.


A monolithic DAC mainly consists of R-2R ladder, switches and the feedback resistor, all incorporated in a single chip. Such DAC's are available for 8 bit or 16 bit resolution.

The 8-bit DAC 1408 is one such typical monolithic IC, with a current output. The converter is compatible with both TTL and CMOS logic. It has a settling time of 300ns. There are 8 input data lines d_1, d_2, \dots, d_8 . d_1 is the MSB and d_8 is the LSB. It requires two power supplies: $V_{CC} = +5V$, and $-V_{EE} = -5V$ and a reference current of 2mA for full scale input.

The pin diagram and block diagram of 8-bit DAC 1408 are given in fig.



Pin diagram



Block diagram.

The reference voltage v_{ref} and resistor R_{14} determine the total reference current source. Resistor R_{15} is equal to R_{14} so as to match the input impedance of the reference current amplifier.

A typical circuit of IC1408 DAC is given in fig.

The output current I_o is given as

$$I_o = \frac{V_{ref}}{R_{14}} \left[\frac{d_1}{2^1} + \frac{d_2}{2^2} + \frac{d_3}{2^3} + \frac{d_4}{2^4} + \frac{d_5}{2^5} + \frac{d_6}{2^6} + \frac{d_7}{2^7} + \frac{d_8}{2^8} \right]$$

(OR)

$$I_o = \frac{V_{ref}}{R_{14}} \sum_{i=1}^8 d_i \frac{1}{2^i}; d_i = 0 \text{ (odd)}$$

D-A converter!

Errors:-


In relation to digital to analog converters, there are three types of errors.

- i) Linearity error ii) offset error iii) Gain error.

These are discussed briefly.

i) Linearity error:- It was seen earlier that the transfer character of a DAC (i.e graph of output voltage vs input voltage) is practically a straight line passing through the origin. See the fig. However in actual practice, the transfer curve may not be exact linear.

Linearity error may be defined as the difference between the actual output and the ideal output of DAC. This is made clear in fig.




Linearity error is caused mainly by errors in this current source resistor values.

Offset curve:- Ideally when the input to the DAC is zero, the output must be zero. But in practical DAC, it is observed that even for zero input, there is a small output voltage. This is due to the fact that the op-amp. used in DAC circuit has the offset voltage and leakage currents are present in the current switches.

$$V_o = -V_i$$

(COR) $V_o = V_i$

both half cycles of the bip signal conduction
are on off voltage $V_o = V_i$




offset error is defined as the non-zero level

the output voltage when the input is zero.

offset voltage $\approx 0A$

from the fig.

iii) Gain error:



Gain error is defined

as the difference between the calculated gain and the actual gain, in relation to a current-to-voltage converter.

Gain error is caused by errors in the feed back resistor of the op amp.

- (i) Resolution
- (ii) Time
- (iv) conversion time
- (vi) monotonicity

These are discussed briefly.

Resolution :-

Resolution of DAC may be defined as the important number of different analog output values that DAC can provide.

for n-bit input word, the number of possible outputs $= 2^n$

$$\therefore \text{for } n\text{-bit DAC} \quad \text{resolution} = 2^n$$

Ex:-

(i) for a 4-bit DAC, resolution $= 2^4 = 16$

(ii) for a 8-bit DAC, resolution $= 2^8 = 256$

Alternatively, resolution may be defined as the change in the output voltage of the DAC caused by a change of 1 LSB of the digital input.

for a n -bit DAC, resolution = V_{OFS} , where V_{OFS} is
the full scale output voltage. $\alpha^8 - 1$ (30)

Accuracy :-

ideally the output voltage of DAC should not differ from the expected output (or) at the worst, the difference should not exceed $\pm \frac{1}{2}$ of 2^n LSB.


we have accuracy = $\frac{V_{OFS}}{(2^n - 1)\alpha}$, where V_{OFS} = full scale output voltage.

Let $n=8$ and $V_{OFS} = 5.1 \text{ V}$.

we have accuracy = $\frac{5.1}{(2^8 - 1)\alpha} = 10 \text{ mV}$.

Stability :-

Changes of temperature, variations in power supply and long usage affect the performance of a DAC. The device parameters like gain, linearity error, offset and monotonicity which are liable to change, must therefore be specified over the entire range of variations of power supply and temperature.



(30) These parameters provide a measure of the stability of the DAC.

(iv) Setting time:

The setting time of DAC is defined as the time required for the output to settle to within $\pm \frac{1}{2}$ LSB of the final value, for a given digital input.

(v) Conversion time:

It may be defined as the time needed for the conversion of a digital input signal to its equivalent analog signal. It is affected by the response time of the switches and the amplifiers output.

(vi) Monotonicity:

A DAC is said to have good monotonicity if it does not miss any step backward, when stepped through its entire range by a counter.

D/A AND A/D CONVERTERSIntroduction:-

- Most of the information carrying signal such as light, temp, pressure, force, charge etc. are available in analog form.
- Digital quantities are measured using transducers (d) say.

→ Generally, the transducer or sensor output is an analog form of the process (transmit or store) these analog signals may get noisy so convert analog signal to digital signals and then process.


→ If we use digital signal, it reduces noise and provide better accuracy.

→ But we use digital signal, it has only finite values but the digital signal has infinite values.

- Digital to Analog converter is used for converting digital data into analog data.

→ For example a computer is used as a computer controller.

- A computer always generates the control signal in digital form. The system to be controlled requires the analog signal, at this stage it receives



Sensor (A) Transducer :-


→ If measures variations in physical quantities (temp, pressure, humidity etc--)

Antialiasing filter :-

It is a low pass filter and it eliminates high frequency components and allowing only low frequency components.

Sample & Hold ckt :-

If sample's the analog signal at regular intervals and hold's the last sampled value until the next sample occurred.



ADC :- It converts sampled Analog signal into digital signal.

computer (d) Digital signal processing

The output of ADC is discrete, here control algorithm is loaded, this algorithm is loaded, measured value is a set value.
→ If this value of measured is more or less than the set value then it generates a control signal in the form of digital.

DAC :- It converts digital signal into strain cage signal

→ Behavior of DAC is given as

Smoothing filter :- To get rid of noise.

It eliminates quantization noises and produces pure analog signal.

→ The above example is used in following.

i) digital audio recording and play back.

ii) using and ~~the~~ video system

iii) Direct digital control.

iv) Data Acquisition.

v) Digital signal processing

vi, micro processor based instrumentation.

vii, pulse code modulation & transmission.

20/8/11


Basic DAC Techniques :-

$$V_o = k V_{fs} (d_1 2^1 + d_2 2^2 + \dots + d_n 2^n) \quad (1)$$

where,

$k = \text{scaling factor} = 1$

generally adjusted to unity



V_{fs} = full scale of V_{ref}

d_1 = most significant bit

d_n = least significant bit

V_o = output voltage

→ The n-bit binary data word is converted into Analog signal with the help of reference V_{ref}

→ The output of the DAC can be either current (I) or V_{ref}

→ The DAC Techniques are

1. weighted resistor DAC

2. R-2R ladder DAC

3. Inverted R-2R ladder DAC

4. multiplying DAC

~~(1) weighted resistor DAC~~

Q. Weighted resistor DAC:




Fig: A simple weighted resistor DAC.

→ The circuit uses ~~some~~ summing Amplifier and ~~resistor~~ weighted resistor.

→ It has n-electronic switches controlled by nIP.

→ It has n-electronic switches controlled by nIP.

→ All switches are SPDT type switches ~~(single pole)~~

(single pole, double throw)

→ The binary data to a particular switch is one, if it connects the resistor to reference V_R .

→ The binary data to a particular switch is zero, if it connects the resistor to ground connection.

→ Assume op-Amp is ground position. Apply KCL at node A.

$$R_o = R_1 + R_2 + R_3 + \dots + R_n$$

$$R_o = \frac{V_R}{2^R} d_1 + \frac{V_R}{2^{R-1}} d_2 + \frac{V_R}{2^{R-2}} d_3 + \dots + \frac{V_R}{2^1} d_n$$

$$= \frac{V_R}{R} \left(d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n} \right)$$

$$R_o = d_1 R_1 + d_2 R_2 + \dots + d_n R_n$$

$$V_o = V_R \frac{R_f}{R} \left(d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3} + \dots + d_n 2^{-n} \right) \quad \textcircled{2}$$

Compare to ① & ②.

~~for k=1~~ | $V_{PS} = V_R$ let $R_f = R$

→ If the ckt uses negative reference V_{rg} , the analog o/p v_{tg} is a 'tve' ~~sp~~ staircase.

→ If 'tve' ref V_{rg} the analog o/p signal is a 'rve' staircase.

→ The op-amp connected in

inverting mode, it can also be

Connected in Non-inverting mode.

→ The op-Amp simply working w.r.t to V_{rg} .

Converter:

→ The polarity of reference V_{rg} is chosen according to the type of switch used.


→ The accuracy and stability of DAC depends on accuracy of the rectifier and the tracking of each other with temp.

e.g. - 3-bit weighted rectif DAC.

let $R_f = R$

② $\Rightarrow V_o = V_R (d_1 2^{-1} + d_2 2^{-2} + d_3 2^{-3})$

$$\begin{aligned}
 D = 000 &\Rightarrow V_o = 0 \\
 001 &\Rightarrow V_o = V_R (0x2^1 + 0x2^2 + 1x2^3) = \frac{V_R}{8} \\
 010 &\Rightarrow V_o = V_R (0x2^1 + 1x2^2 + 0x2^3) = \frac{V_R}{4} = \frac{2V_R}{8} \\
 011 &\Rightarrow V_o = V_R (0x2^1 + 1x2^2 + 1x2^3) = \frac{V_R}{2} = \frac{3V_R}{8} \\
 100 &\Rightarrow V_o = V_R (1x2^1 + 0x2^2 + 0x2^3) = \frac{V_R}{2} = \frac{5V_R}{8} \\
 101 &\Rightarrow V_o = V_R (1x2^1 + 0x2^2 + 1x2^3) = \frac{V_R}{16} = \frac{6V_R}{8} \\
 110 &\Rightarrow V_o = V_R (1x2^1 + 1x2^2 + 0x2^3) = \frac{V_R}{8} = \frac{7V_R}{8} \\
 111 &\Rightarrow V_o = V_R (1x2^1 + 1x2^2 + 1x2^3) = \frac{V_R}{16} = \frac{9V_R}{8}
 \end{aligned}$$



Drawback in weighted Resistor DAC :-

wide range resistor value required for better resolution if ip binary value α to be increased, it ~~decreases~~ increases a range of resistor.

3 bit $\rightarrow 2^0 R, 2^1 R, 2^2 R$

8 bit $\rightarrow 2^0 R, 2^1 R, \dots, 2^7 R$

8 different resi value.

for $R = 2.5 k\Omega$

smallest resistor = $2.5 k\Omega$

largest resistor = $2^7 \times 2.5 k = 5.12 M\Omega$



R-2R ladder OTC is required. Weights of wide range of resistor required can be avoided by using resistor are they can be avoided by using.

R-2R ladder OTC.


→ The ckt requires only two resistor values, so, it is well suited for integrated ckt realization.

→ simplicity, consider 3-bit data, switch position

$$\text{switch position} = \begin{matrix} d_1 & d_2 & d_3 \\ 1 & 0 & 0 \end{matrix}$$



$$\frac{QR \times PR}{3R} = R$$



$$Q_1 = \frac{V_a - 0}{2R}, Q_2 = \frac{V_a + VR}{2R}, Q_3 = \frac{V_a - 0}{R}$$

Apply KCL at node A, $Q_1 + Q_2 + Q_3 = 0$

$$\frac{V_a}{2R} + \frac{V_a + VR}{2R} + \frac{V_a - 0}{R} = 0$$

$$\frac{V_A + V_A + V_R + V_O}{2R} = 0$$

~~$$2V_A + V_R + 2V_O = 0$$~~


~~$$V_A = \frac{-V_R - 2V_O}{2}$$~~

$$4V_A + V_R = 0$$

$$V_A = \frac{-V_R}{4}$$

∴

$$V_O = \frac{-2R}{R} V_A$$



$$V_O = -\frac{2R}{R} \left(-\frac{V_R}{4} \right)$$



$$V_O = \frac{V_R}{2}$$

Consider a switch position

d₁, d₂, d₃

001

2R



Apply KCL at node A.

$$I_1 = I_2 + I_3$$

$$\frac{-V_R - V_A}{2R} = \frac{V_A - 0}{2R} + \frac{V_A - V_B}{R}$$

$$\frac{-V_R - V_A}{2R} = \frac{V_A}{2R} + \frac{V_A - V_B}{R}$$

$$\Rightarrow -\frac{V_R}{2} - \frac{V_A}{2} = \frac{V_A}{2} + V_A - V_B$$

$$\Rightarrow \frac{V_R}{2} = \frac{V_A}{2} + \frac{V_A}{2} + V_A - V_B.$$

$$\Rightarrow 2V_A - V_B = \frac{V_R}{2}$$

$$4V_A - 2V_B = -V_R \rightarrow ①$$

→ Apply KCL at node B.

$$I_3 = I_4 + I_5$$

$$\frac{V_A - V_B}{R} = \frac{V_B - V_C}{R} + \frac{V_B - 0}{2R}$$

$$V_A - V_B = V_B - V_C + \frac{V_B}{2}$$

$$V_A = V_B + V_B + \frac{V_B}{2} - V_C$$

$$= \frac{5V_B + V_B - 2V_C}{2}$$

$$2V_A = 5V_B - 2V_C$$

$$2V_A - 5V_B + 2V_C = 0 \rightarrow ②$$

Apply KCL at node C.

$$I_4 = I_5 + I_6$$

$$\frac{V_B - V_C}{R} = \frac{V_C}{2R} + \frac{V_C}{R}$$

$$V_B - V_C = \frac{V_C + 2V_C}{2}$$

$$2V_B - 2V_C = 3V_C$$

$$\Rightarrow 2V_B - 5V_C = 0 \rightarrow ③$$

Solve Q7①, Q8③.

$$4V_A - 2V_B = \frac{VR}{R} \rightarrow ①$$

$$2V_A - 5V_B + 2V_C = 0 \rightarrow ②$$


$$2V_B - 5V_C = 0 \rightarrow ③$$

$$V_A = -\frac{2}{6} VR ; V_B = \frac{-10}{64} VR ; V_C = \frac{-1}{16} VR$$

∴ The

$$V_o = \frac{-2}{R} V_C$$

$$= 2 \cdot 2 \left(-\frac{1}{16} VR \right)$$



$$\boxed{V_o = \frac{VR}{8}}$$

28/8/19


drawback in weighted Resistor DAC & R-2R ladder DAC

→ The current flowing in the resistor changes as the input data changes.

→ More power dissipation causes heating which in turn creates non-linearity in DAC.

→ The above two problems can be avoided completely in ~~inverter~~ R-2R ladder DAC.

∴ Inverted R-2R ladder DAC:







Fig: Inverted R-2R ladder DAC.

- The position of MSB & LSB are interchanged.
- Each input binary word connects the corresponding switch either to ground or to the inverting input terminal of operational amplifier.
- It is also a virtual ground.
- since, both the terminals of switches are at a long potential, it through the resistor a constant and independent of the switch position.
- The circuit has one important property that the current divides equally at each of the nodes because the equivalent resistance to the right or left of any node is exactly equal.

→ consider 3-bit inverted R-2R ladder DAC with input binary word = 001




→ The CT is independent of input binary word, These
it's remain constant in each branch of the ladder
→ since, constant ~~ct~~ at implies constant vtg's,
they ladder node vtg's remains constant at $-\frac{VR}{2^0}, \frac{-VR}{2^1}$

$\frac{-VR}{2^0} \quad \frac{-VR}{2^1}$
→ The CTF works on the principle of summing
currents and it also set to operate in CT mode

Advantage is

The ladder node vtg's remains constant even with
change in input binary word.

4 bit converted R-2R ladder DAC :-



Consider 4 bit binary word = 1001.

$$I_1 = \frac{-VR - 0}{2R} = \frac{-VR}{2R}$$

$$I_2 = \frac{-\frac{VR}{2} - 0}{2R} = \frac{-VR}{4R} = \frac{I_1}{2}$$

$$I_3 = \frac{-\frac{VR}{4} - 0}{2R} = \frac{-VR}{8R} = \frac{I_1}{4}$$

$$I_4 = \frac{-\frac{VR}{8} - 0}{2R} = \frac{-VR}{16R} = \frac{I_1}{8}$$

$$R_o = R_1 + R_2 + R_3 + R_4$$

$$\text{OpAmp} \quad V_o = -R_o R_f$$

$$V_o = -R_f \left(d_1 \frac{V_R}{2R} - \frac{V_R}{4R} d_2 - \frac{V_R}{8R} d_3 - \frac{V_R d_4}{16R} \right)$$

$$= \frac{R_f}{R} V_R \left(2^{-1} d_1 + 2^{-2} d_2 + 2^{-3} d_3 + 2^{-4} d_4 \right)$$

here $d_1 d_2 d_3 d_4 = 1.001$

$$V_o = \frac{R_f}{R} V_R \left[2^{-1} + 0 + 0 + 2^{-4} \right]$$

$$R_f = R$$


$$V_o = \frac{R_f}{R} V_R (0.5625)$$

$$V_o = 0.5625 V_R$$

IC 1408 DAC :- PIN diagram.



16	Compensation
15	-Vref
14	+Vref
13	Vcc
12	A8 (LSB)
11	A7
10	A6
9	A5



6/9/19 A-D converters :-





Fig:- Functional block diagram of ADC.

→ It accepts analog input voltage V_a and produces off binary word $d_1, d_2, d_3, \dots, d_n$.

→ An ADC usually has two additional control signals when to start the conversion
 1, START → It tells to start the conversion
 2, ZOC → (end of conversion) :- announces when the conversion complete.

ADC are classified into two groups according to their conversion techniques



① Direct type ADC :-

② Play type converter :-





Fig:- Basic ckt of Flash type ADC.

→ It is a simple technique, It is a fast and most expensive technique

$$V_a > V_R \Rightarrow V_o = +V_{sat} = 1$$

$$V_a < V_R \Rightarrow V_o = -V_{sat} = 0$$

$V_a = V_R \Rightarrow V_o =$ It maintains the previous parameter



Truth table :-

Input voltage	x_7	x_6	x_5	x_4	x_3	x_2	x_1	x_0	y_2	y_1	y_0
0 to $\frac{VR}{8}$	0	0	0	0	0	0	0	1	0	0	0
$\frac{VR}{8}$ to $\frac{2VR}{8}$	0	0	0	0	0	0	1	1	0	0	1
$\frac{2VR}{8}$ to $\frac{3VR}{8}$	0	0	0	0	0	1	1	1	0	1	0
$\frac{3VR}{8}$ to $\frac{4VR}{8}$	0	0	0	0	1	1	1	1	0	1	1
$\frac{4VR}{8}$ to $\frac{5VR}{8}$	0	0	0	0	1	1	1	1	0	0	0
$\frac{5VR}{8}$ to $\frac{6VR}{8}$	0	0	0	1	1	1	1	1	1	0	1
$\frac{6VR}{8}$ to $\frac{7VR}{8}$	0	0	1	1	1	1	1	1	1	1	0
$\frac{7VR}{8}$ to VR	1	1	1	1	1	1	1	1	1	1	1

→ A small amount of hysteresis is built in
comparator to ~~reduce~~ any problem that may occur both ilp's are equal values.

Advantages :- conversion takes place simultaneously

→ High speed as conversion takes place simultaneously either than sequentially

→ Total conversion time is 10ns (approx)

→ Conversion time is critical only the speed of the comparator and the priority encoder

→ By using advanced micro devices AM2686A comparator and 74147 priority encoder, The conversion delay of converter can be ~~reduced~~ obtained.

Disadvantages :- required almost double for
→ No. of comparators required each adder bit

For example: 2-bit ADC required 4 comparators.

3 "	"	8 "
4 "	"	16 "
n "	"	2^n "

② Counter type ADC :-






Fig :- Counter type ADC



drawback :-


1. It is necessary to enough time for DAC Comparator.
2. conversion time is not constant.
3. High voltage \rightarrow convert time increases.

③ successive Approximation Com :-



Analog

$V_o \Rightarrow DAC \rightarrow$ low
 $V_o \leftarrow DAC \rightarrow$ high.



~~Q9~~ Integrating type ADC's :-

Integrating type ADC do not require sample hold circuit at the input.
dual slope ADC :-




Fig: Functional diagram of dual slope ADC.




Fig (2): Integrator output waveform for dual slope ADC.

- $A_1 \rightarrow$ a voltage follower (in) at high gain buffer
 $A_2 \rightarrow$ Integrator.
 $A_3 \rightarrow$ Compensator
i) capacitor is used for compensating purpose - ~~so that means~~
ii) compensating is A_1, A_2 & A_3 .
iii) time required for the integrator to analog
iv) " " to integrate the noisy

- $T \rightarrow$ time constant of the circuit.
- operation :-
- Before the START command.
 - $s\omega_1 \rightarrow$ ground
 - $s\omega_2 \rightarrow$ closed
 - Input offset v_{tg} present in integrator
 - After applying the START command.
 - $s\omega_1 \rightarrow V_a$
 - $s\omega_2 \rightarrow C.L$
 - RESET = 0
 - $s\omega_1 \rightarrow -V_R$
 - N-cycle.