
Combinational agic cincuits design

logic circuits for digital systems may be combinational or sequential. In combinational circuits, the output variable at any instant of time are dependent only on the present input vouables. In sequential counts the output vocables. at any instant of time are dependent on the present and past input variables.




Adders: -


The most basic oruthmetic operation is the addition of two binary digits. A combinational consist that performs the addition of two bits is called a "half-adder." one that performs the addition of three hits (two bits and previous corony) is called a full-adden!

Half-adder

A half adder is a combinational circuit with two binary inputs. (augend and addend bits) and two outputs.


binary inputs, tingent	
sum and carry.	A -> half - B -> adden -> c.
Inputs output	k-map to s k-map to c
A B S C	K-11000 BOC 3
0 0 0 0	AB O O
0 1 1 0	0 0 3
1010	1 (1)2
((0)	S=AB+AB C=A.B
(a) Touth table.	= A⊕B






NANO logic

$$= A(\overline{A}+\overline{B})+B(\overline{A}+\overline{B})$$




NOR logic

$$=\overline{\overline{A}+\overline{B}}$$



simple logic diagram is.



Full adden! -

A full adder is a combinational circuit that adds two bits and a carry and outputs are sum and carry. The full-adder adds the bits A and B and the carry from the premions

column called the carry-in Cin.


A ->	Full - adden	→s — Cout ·
cin—)(Block diag	വ വ

X XB	- ma	p 181	S.	(0
0	0		3	0,
, [5	0_{7}	<u>_</u>


S - ABCIN + ABCIN + ABCIN .

inputs	OU.	tputs
A B Cin	S	Cour
000	. 0	O
001	l	٥
	1	O
	0	1
. O . L	t	ტ
0 0	O	1 }
1 1 0	0	
	: 1	1 /

Buth table



Cout : AB+ BCin+ACin



Full adder (By using two half adders and one or gate).


S = ABCIN+ABCIN+ ABCIN+ABCIN

Cout = ABCIN + ABCIN + ABCIN + ABCIN

= AB (cin+Cin) + ABCin+ ABCin

= AB + Cin (AB+AB)

= AB+ CPA (ABB).




Subtractors.

In subtraction; each subtrahend but of the number is subtracted from its corresponding significant minuend but to form a difference partition.


Half - Subtractor: -


A half subtractor is a combinational concert that gubtracts one bit from the other and produces the difference. It also has an output to specify it a I has been



 $= A\widehat{B} + \overline{A}B$

The first of the first





ingic diagrams of a half-subtration.

NAND LOGIC: -

d = AB+AB

- AB+AB+AA+BB

= A(A+B)+B(A+B)

= A. AB+ B. AB


= A. AB. B. AB

b = AB

= AB+BB

= B(A+B)

= B(AB).



NOR logic

 $d = A\overline{B} + \overline{A}B$

= AB+ AB+ BB+ AA

= B(A+B)+A(A+B)

= B+A+B+ A+A+B

b = AB


- AB+ A-A

= A(A+B)

= A+ (A+B)

Full - Subtractor: -

The half-action subtrator can be used only for 15B subtration. If there is a boorow during the subtration of the LSBs, it affects the subtraction in the next higher Column the subtrahend but is subtracted from the minuend bit, considering the borrow from that column used for the subtraction. in the prieceding column.



In full subtractor the inputs we A,B, borrow in bi, and ore difference bit (d) and boronow (b). outputs


and the second s		
inputs	out	puls_
A B bi	d	b
000	0	0
001	t i	
0 10	1	1.
0 1 1	0	1
0 0	1	0
101	0	0
1 10	0	0
the time	1	1
		السنسي


: K	-map	481	dif	heren	ce
: 1	bino.	01-	- ا-لك	107	
A			3	\bigcup_{2}	
	1-7				
1		<u>- </u> 5	<u></u> 1	<u> </u>	

d = ABbi + ABbi + ABbi + ABbi = bi (AB+AB)+bi (AB+AB) = bi(ABB) + bi(ABB) ADBD bi K-map to bosorow.

Full-Subtractor by using

two half-subtractor





6= ABbi+ABbi+ABbi+ABbi = AB(b;+b;) +(AB+AB) b;


AB+ (ABB) bi AB+(FAB)bi

NAND logic: -

d = ABB Dbi = (ABB) Dbi = (ABB) (ABB) bi. bi(ABB) bi

b = AB+bi(ABB) = AB+bi(ABB) \overline{AB} $\overline{b_i}$ $\overline{(A \oplus B)}$ $\overline{B(\overline{A} + \overline{B})}$ $\overline{b_i}$ $\overline{(b_i)} + \overline{(\overline{A} \oplus B)}$


B. AB. b; (bi. (A +B))



NOR logic.

$$= (\overline{A \oplus B}) + (\overline{A \oplus B}) + b_i + \overline{b_i + (\overline{A \oplus B}) + b_i}$$

$$= \overline{A + (\overline{A + B}) + (\overline{A \oplus B}) + (\overline{A \oplus B}) + b_i}$$




Full subtractor by using only nor Grate

applications of full adders :-

Binary parallel adder: -

A Binary parallel adder us a digital circuit that adds two turary numbers in parallel form and produces the arithmetic sim of those numbers in parallel form. It consists of full adders connected in a chain, with the output carry from each full-adder connected to the input carry of the next full-adder in the chain.



Logic diagram of 4-bit binary parallel adder.


The inter-connection of full-adder (FA) circuits

to priorite a 4-bit parallel adder. The original bits of A and addend bits of B are designated by subscript numbers from right to left, with subscript 1 denoting the lower order bit. The input carry to the adder is Cin and the output carry is Cy. The s outputs generate the required sum bits. when the y-bit full adder circuit is enclosed within an 1c package, it has four terminals for the argend bits, town terminals for the angend bits, town terminals for the sum bits and two input terminals for the input and output carries.

The parallel adder in which the carry-out of each full adder is the carry-in to the next most significant adder is called a supple carry adder. In the parallel adder the carry-out of each stage is connected to the carry-in the next stage. The sum and carry out bits of any of the next stage. The sum and carry out bits of any stage cannot be produced, until some time after the stage carry-in of that stage occurs. This is due to the propagat carry-in of that stage occurs. This is due to the propagat ion delays in the logic circuitry, which lead to a time delay in the addition process.

4- bit parallel subtractor: -

The subtraction of binary numbers can be carried out most conveniently by means of complements. The subtraction A-B can be done by taking the a's complement of B and adding it to A. The a's complement can be obtained by taking the is complement and adding it to obtained by taking the is complement and adding it to obtained by taking the is complement and adding it to obtained by taking the is complement can the least significant pain of bits. The is complement can be implemented with not gate (inverters).




Binory adder - Subtractor :-

The addition and subtraction operations are combined into one circuit with one common binary adder. This is done by including an x-or gate with each Full adder. The M mode input controls the operation. when M=0, the circuit is an adden. when M=1, the circuit is an subtractor.

Each XOR gate receives input M and one of the inputs of B. -> when M=0, B\$0 = B. The full adder receives the value of B, the Input carry is o' and the corunit performs A+B.

when M=1, B+1=B, The full adder receiver the value of B, the input carry is 1' and the circuit performs

A-B.




Logic diagram of a 4-bit binary - adder subtractor.

LOOK - A - HEAD - CARRY ADDER :-

The possallel adder, the speed with which an addition can be performed is governed by the time requires to the carrier to propagate or supple through all of the Stages of the adder.

The look-ahead-covery adder speeds up the prioress by eliminating this supple carry delay. It examines all the input bits simultaneously. The methode of speeding up the privers is based on the two additional functions of the full adder, called the carry generate and carry propagate functions.



covry generate:-

consider one full adder stage, n'th stage of a parallel adder carry is generated only if both the input bits are 1, that is, if both the bits A and B are is, a carry has to be generated in this stage regadless of whether the input carry cin is a o or a 1. It or is a carry-generation function.

Gra A.B.

The present but as the nth bit, then or remute as a Gin = An. Bn.

covery propagation:

A carry is propagated if any one of the two input bits A & B are o, a carry will never be propagated. On the other hand, if both A and B are 1, then it will not propagate the carry but will generate the array. If P is taken as a

P = A DB.

The present but as the oth but, then p rewrite as a $P_n = A_n \oplus B_n$.

For the final sum and carry outputs of the nth stage.

Sn = Pn + Cn

(: Pn = An @Bn)

Con = Cn+1 = Gin + PnCn

= An Bn + Pn Cn

= An. Bn + (An (Bn) Cn.

Based on these, the expression for the carry-outs of various full-addens are

n=1 C1= G10+P0C0


= Gro + (Ao Bo) Co

= Ao.Bo+ (Ao@ Bo) 6.

The general expression for n-stages.


$$C_n = G_{1n-1} + P_{n-1} \cdot C_{n-1}$$


= $G_{1n-1} + P_{n-1} \cdot G_{1n-2} + P_{n-1} \cdot P_{n-2} \cdot G_{1n-3} + \cdots + P_{n-1} - P_{n-2} \cdot C_{n-3}$



www.Jntufastupdates.com

13 4 4





- > In BCD adder, Add the 4-bit BCD cade groups for each decimal digit position using ordinary binary addition,
- -> For those positions where the sum is 9 or less, the sum is in proper BCD form and no correction is needed.
- where the sum of two digits is greater than 9, a correction of 0110 should be added to that sum, to produce the proper BCD result.
- The above figure 4-bit parallel adder (using IC 74LS83). The two BCD groups As, Az, A, Ao and B3, B2, B, B0 are applied to a 4-bit parallel adder.

The adder output will be ocy, S3, S2, S1, So. where cy is taken as a Sy.

- \rightarrow when both the inputs are 1001. The Sum output S_4 , S_3 , S_2 , S_1 S_0 can range from 00000 to 10010.
- > The circuitry for a 13c0 adder must include the logic needed to detect whenver the sum is greater than 01001.

54	S_3 S_2 S_1 S_0	Decimal number
0	1 0 1 0	10
•	1 6 1	11
Ŏ		12
0		113
0		14
0		15
0		16
	0 0 0 0	17
1	0 0 0	18
l B	0 0 0	

 \rightarrow In above Table shows the cases for greater than 1001. The sum will be high \rightarrow whenever $s_y = 1$,

-> whenever s3 = 1 and either 3 & S, & both are 1.

There X = Sy+33(52+51)

wherever x=1, it is necessary to add the 0110 to the sum bits.

The circuit consists of three basic parts. The BCD code groups A_3 , A_2 , A, A_0 and B_3 , B_2 , B, B_0 are added together in upper 4-bit parallel adder to produce the Sum $S_4S_3S_2S_1S_0$. The lower 9-bit adder will add the add correction one to the Sum bits only when X=1, producing final BCD Sum output represented by $E_3E_2E_1E_0$.

when x=0, there is no carry and no correction.

In such cases \mathcal{E}_3 \mathcal{E}_2 \mathcal{E}_1 \mathcal{E}_0 : \mathcal{E}_3 \mathcal{E}_2 \mathcal{E}_3 \mathcal{E}_3

EXCESS-3 Adder; -.

In figure The augend (A3, A2, A, A0) and addend (B3B2BB) in XS-3 added using the 4-bit parallel adders. If the corry is a 1, there out is added to the Sum bits.


S3S2S1S0 of the upper adders in the lower 4-bit parallel adders. If the corry is a '0'. then 1101 is added to the Sum bits.

^{-&}gt; In excess-3 addition.

^{1.} Add two xs-3 code groups.

if covry = 1 add oo11

if covry = 0 subtract 0011, diadd 1101 (13 in decimal).




The final Answer in XS-3 form.

Multiplexers (data selectors).

multiplexing means shaving. A multiplexin & data selector is a logic circuit that accepts several data inputs and allows only one of them at a time to get through to the output. The mouting of the desired data inputs to the output is controlled by SELECT inputs. Normally there are an input lines and n select lines and one output.


Basic 2 - input multiplexer :-

In a input multiplexur have a inputs they are Do, and Di. and one select line 5. and output is 2.



Block diagram. Touth table.

1	S		Z
	0	· :	\mathbf{c}^{o}
	[O ₁
	<u> </u>		



Z= 500+ SD1 Logic diagram

The logic levels applied to the 5 inputs determines which Anso gate is crabbled. So that its data input passes through the or gate to the output.

when 3=0, AND gote 1 is enabled and AND gate & is disabled, So, Z = Do


S=1, AND gate & 18 Enabled and AND gate 1 is

disabled, So, Z=-O1.

Basic 4-input multiplexen;-


Block diagram Towth table Do 4*1 MUX

	•			_	1. 1		_
١	S	So	て.	1.1	18 18 18		_
>	0	0	Do				<u>-</u>
Z.	0	1	D _J				-
, مي	1	0	D ₂		-		
1	1	1	D ₃				
Z= 50	5,00 t	SoSi	D, + 50	$S_1 D_1$	† S ₀	S ₁ Q	




The 16-input multiplexers from Two 8-input multiplexers:-

To use two 8-inputs multiplexers to get a line inputs multiplexers one or gate and one inverter over also dequired. The four select inputs s_3 , s_4 , s_7 , and s_9 and will select one of the 16 inputs to pass through to x_7 . The s_3 input determines which multiplexer is enabled and s_4 , s_7 , and when $s_3 = 0$, the left multiplexer is enabled and s_4 , s_7 , and s_9 inputs determine which of its data inputs will appear at its output and pass through the or gate to x_7 . When $s_3 = 1$, the right multiplexers is enabled and s_7 , s_7 , and s_7 in s_7 inputs select one of its data inputs s_7 passage and s_7 inputs select one of its data inputs s_7 passage to output s_7 .



Design of a 30*1 mux using Two 16*1 muxs and one 2*1

To obtain a 32*1 mux using two 16*1 muxes and one 2*1 mux. A 32*1 mux has 3°3 data inputs so it requires five data select lines since a 16*1 mux has only four data select lines, the inputs B₁C,0,E are committed to the data select lines of the both 16*1 muxes and the most significant input A is connected to the single data select line of the 2*1 mux. For the values of BCOE=0000 select line of the 2*1 mux. For the values of BCOE=0000 to 1111, inputs oto 15 will appear at the input terminal of the 2:1 mux through the output F₁ of the First 16*1 of the 3*1 mux through the output F₂ of the second 16*1 of the 3*1 mux through the output F₃ of the second 16*1 mux. For A=0, output F=F₁, the A=1, output F=F₂.




DEMULTIPLEXERS -


it takes a single input and distributes it over several outputs so a demultipleaux is also called as a "data distributers" since it transmits the same data to different destinations. A demultipleaux is a 1-to-N device.

1-line to g-line demultipleter; -

The input data line goes to all of the AND gates. The select line s enable only one gate at a time, and the data appearing on the input line will pass thorough the selected. gate to the associated output lines.




S	00	<u>o</u> <u>o</u>
0	0	D:
	D	0
	-	



Block	giogram
1-line	to 4-line demultiplexen:


	.,.					٦
S	So	O_3	02	0,	00	
0	0	0	٥	0	D	
0	1	0	0	D	0	
1	0	0	D	O	0	
1	1	D	0	0	0	
· ·						


Towth table.



1-line to 8-line demultiplexen:-

S2 S1 St	07 06	05	Oy	03	02	0, 0
000	0 0	Ö	Ō	0	Ö	o D
001	100	0	0	\bigcirc	0	D 0
0 10	00	0	0	\bigcirc	D	0 0
0:11	0 0	0	\bigcirc	O	0	0 0
100	Ö O	O	D	0	O	0 0
101	0 0	O	0	0	O	00
110	0 D	0	O	0	0	0 0
1111	DO	0	0	. 0	0	00








demux has 3a data outputs. So it requires five data select lines. Since 1:16 demux has only four select inputs. It inputs B,C,D,E we connected to the data select lines of the inputs B,C,D,E we connected to the data select lines of that the 1:16 demuxes and the most significant input A is toth the 1:16 demuxes and the most significant input A is connected to the single data select when of the both 1:16 connected to the single data select when of the both 1:16 demuxs FN input. I to 16 will appear in the first demux when (A=0). It to 32 will appear in the Second demux when A=1.

ENCOders: -

An encoder is a device whole inputs are decimal digits. and los apprehentation of those inputs, an encoder is a device which converts familiar numbers or symbols into coded toward. The Encoder has a 2 inputs and a outputs.








inputs	A, Ao
Do	00
D_{V}	0 1
D ₂	10
P ₃	1.1
But	h table.


$$A_1 = D_2 + D_3$$

 $A_0 = D_1 + D_3$.




Decimal to BCD Encoder; -

In this type of encoder has 10 inputs - one for each decimal digit, and 4 outputs cover ponding to the BCD code.



inputs.		tudtuotyeenia
peamal		A3 A2 A1 A0
Do	0	0 0 00
,d	1	0 001
D2_	2	0010
D3	3	0011
Dy	Y	0 100
DS	7_	0101
DG	Ģ	0 110
Da	7	0 111
D8	8	1000
L D9	9	100
Pu	th to	ble.




A0=D1+D3+D5+D7+D6
A, = 02+03+0(+07
A2 = D4+ D5+ O6+ D7
A3 = D8+D9.


Decoders: -

A decoder is a logic circuit that converts an N-bit binary input code into an autput lines such that only one output line is activated to each one of the possible combinations of inputs. For each of these input combinations, only one of the output will be actuated (high), all the other outputs will tremain inactive. (Low). Some decoders are designed to produce active low output, while all the other outputs remain high.

2-4 line decoder :-




A. A0	03 02 0, D	0				
0 0	0 0 0	1				
0	0 0 1	0				
1 0	0 10	0				
	100	0				
Touth table.						



4-to-16 decoder from two 3-to-8 decoders -


Decoders with enable inputs can be connected together to form a larger decoder. To obtain a 4-to-16 decoder it bequires two 3-to-8 decoders. The most significant input bequires two 3-to-8 decoders. The most significant input better A3 is connected through an inventer to E on the upper decoder and the lawer decoder. Thus A3 is low, the and directly to E on the lawer decoder. Thus A3 is low, the upper decoder is enabled and the lower decoder is disabled. The bottom decoder outputs all 0's, and top 8 outputs. The bottom decoder outputs all 0's, and top 8 outputs. generates mintered is disabled. The tottom enabled and the upper decoder is disabled. The tottom decoder outputs generates mintered 1000 to 1111 while the autputs of the top decoder are all 0's.



rogic diagram

Seven segment Decoders :-

This type of decoders accepts the BCO code and provides outputs to energize seven segment display devices in order to paroduce a decimal read out Each segment is made up of a material that emits light when current is passed through it. The most commonly used materials include through it. The most commonly used materials include LEOS, incandescent filaments and LCDS.




	جو_	
را	1	6
FI	<u>(n</u>	
E		<u>_</u>
F1.	- -	• .
	9	•
		•


			· · · · · · · · · · · · · · · · · · ·
1	Becimal divit	BCD input	Sevier segment code
. "	Decimal digit	A3 A2 A1 A0	abc-defa,
	οП	0 0 0 0	1.11.1.0
	1,1	0001	0 11 0 0 0 0
	£ 1-1	0 0 1 0	1 00 100
-	3 77	0.011	11001
	44	0 1000	0 0 1 1
	5 🖺	0 1 0 1	1.001.1
	6 🖯	0110	
	77	6 11	1 11 0000
	6 Ü	1 0 0 0	
		1 0 0 1	

www.Jntufastupdates.com

29


a = Em(0, 3, 3, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15). b = Em(0, 1, 3, 4, 7, 8, 9) + d(10, 11, 12, 13, 14, 15). c = Em(0, 1, 3, 4, 5, 6, 7, 8, 9) + d(10, 11, 12, 13, 14, 15). d = Em(0, 3, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15). e = Em(0, 3, 6, 8) + d(10, 11, 12, 13, 14, 15). f = Em(0, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15). f = Em(0, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15). g = Em(3, 4, 5, 6, 8, 9) + d(10, 11, 12, 13, 14, 15).







a=A1+A3+A2 A0+ A3 A2A0

6 = A2+ A1 A0 + A1A0









K-map to C

C=A2+A3+A3A1+A3A1A0 d=A3+A2A1+A2A1A0+A2A1A0+A2A1A0


 $e = A_1 \overline{A_0} + \overline{A_2} \overline{A_0}$






Comparator; -

The comparator is a combinational logic circuit It compares the magnitude of two n-bit numbers and provides the relative result as the output The block diagram of an n-bit digital comparator has a inputs and three outputs. A and B are the n-bit inputs. The comparator outputs are A>,B, A=B and A<B. Depending upon the result of comparation, one of these outputs will be high.



1-bit comparator: -

The one bit compared is a combinational legic circuit with two inputs A and B and three outputs namely ACB, A=B, A<B.



Input8			OUTPUTS ACB A-B A-B		
1 A)	Ba	ACB	A=B	A>B
0		O	٥	1	O
0	, v.,	1	1	O	Q
	 	0	0	0	1
		1	.0	1	0
		. '			


Touth table

In touth table

A=B: AoBo + AoBo = AoOBo

AKB: ABO

A > B; $A_0 \overline{B_0}$



2- hit comparator :

The logic 181 a 8-bit comparator let the two 8-bit numbers be $A = A_1A_0$ and $B = B_1B_0$.

-> if A1=1 and B1=0, then A>B &

→ if A, and B; are equal and Ao=1 and Bo=0 then.
A>B.

A>B: A,B, + (AOB) AOBO

> if B1=1 and A1=0 then A<B81


Tif B, and A, are equal and Bo=1 and Ao=0 then

A<B

A<B: A,B,+ (AOB,) AOBO

→ if A, and B, ore equal and if Ao and Bo ore equal then
A = B

A = B : (A,OB) (A0OBO)




4-bit comparator:

The logic for a 4-bit comparator let the four but numbers will be $A = A_3A_2A_1A_0$ and $B = B_3B_2B_1B_0$.

- > if A3=1 and B3=0, then A>B or
-) if Azand Bz are equal, and if Az=1 and Bz=0, or
- A if Az and Bz are equal, Az and Bz are equal, and if
- and if A, and B, are equal, and if A2 and B2 are equal, and if A0 = 1 and B020.

 $(A>B) = A_3 \overline{B}_3 + (A_3 O B_3) \overline{A}_1 \overline{B}_2 + (A_3 O B_3) (A_4 O B_3) \overline{A}_1 \overline{B}_1 + (A_3 O B_3) (A_4 O B_3) (A_5 O B_3) (A_5 O B_3) (A_5 O B_3)$

 $(A < B) = \overline{A_3} B_3 + (A_3 O B_3) \overline{A_2} B_2 + (A_3 O B_3) (A_2 O B_2) \overline{A_1} B_1 + (A_3 O B_3) (A_2 O B_2) (A_3 O B_3) (A_3 O B_3) (A_3 O B_3) (A_4 O B_3) (A_5 O B_4) (A_5 O B_6) (A_5 O B_6)$ $A = B : (A_3 O B_3) (A_5 O B_1) (A_5 O B_1) (A_5 O B_6).$



logic diagram of 4-bit comparator.

www.Jntufastupdates.com

priority Encoders:-

It is possible that two 81 more inputs are acture at a time. To overcome this, periority encoders are used. A priority encoder is a logic circuit that responds to just one input in accordance with some priority system, among all those that may be simultaneously high. The most common priority system is based on the relative magnitudes of the inputs.

In some poractial applications, pribitly encoders may have several inputs that are noutinely high it the same time, and the principal function of the encoder in those cases is to select the input with the highest pribitly.

4-input prubity encoder: -

the outputs A and B, the circuit has a third output designed by V. This is a valid but indicated that is set to 1 when one or more inputs are equal to 1. It all inputs are 0, there is no valid input and vis all inputs are other two outputs are not inspected equal to 0. The other two outputs are not inspected when v equals 0 and are specified as don't care when v equals 0 and are specified as don't care orditions.

Towth table $V = D_0 + D_1 + D_2$

0000 X X 0 1000001 X X 10001 X X X 1

According to the touth table. the outputs A and B are. A = Em(1,2,3,5,6,7,9,10,11,13,14,15) B = Em (1,3,4,5,7,9,11,12,13,15) K-map for B. K-map to A 00 00 01 01 () 11 [0 10 B = D3+ D2 D1 A = P3+D2 MA. D_3 0 B = D3+ QD1 orgate A = D3 + D2 V= D3+ D2+ D1+ D0 = A+D,+Do logic diagram for 4-bet priority Encoder.

PROGRAMMABLE LOGIC DEVICES

-> Logic designers have a wide stange of standard IC's available to them with numerous logic functions and logic concert avargements on a chip. In addition, these Ics are available from many manufactures and at a seasonably low cost.

> PLO is an IC that contains large number of gates, flip-flops and registers that are interconnected on chip This IC is said to be programmable because the specific function IC is determined by Interconnecting required contacts.

Basically, there are three types of programmable

device which are.

- -> Read only meniby (ROM)
- -> programmable logic overay (PLA)
- -> perogrammable Astray logic (PAL)

READ ONLY membry :-

- > The read only memory is a type of semiconductor memory that is designed to hold data that is either permanent or will not change frequently.
- > During operation, no new data can be written into a Rom, but data can be read from Rom. The process of Entering data is called programming or buring- in the Rom.

> some Rom's cannot have their data charges once they have been programmed others can be crossed and reprogrammed as after as desired.

Types of Rom's -

- 1. Mosked membry Rom
- a perogrammable feard only membry (PROM)
- 3. Enasable paragrammable Read only membry (EPROM)
- 4. Electrically Erasable programmable read only membry (EEPROM)

Masked membry (Rom)

- -> cannot be reprogrammed
- -> Nonvolatile, retain data even when power is turn of.
- -> cheaper than programmable devices.
- -> useful for fixed purgramme instructions.

PROM

- -> programmed by blowing built-in fuses.
- bemmargareque et ton no (-
- -> Non volatile.
- -> useful to small volume data storing
- vser programmable

EPROM ; -


- -> Estabable, pologrammable Rom
- -> programmed by stown change on insulated gates.
- Erasable with ultraviolet light
- -> non-volatile.

EEPROM :-

- -> paragrammed by storing charges on insulated gates
- -) Non volatile

Porogrammable ROM:

- The includes both the decoder and the or Grates. With a single Ic package The following figures shows the black diagram and tagic construction using 16x2 ROM.
- -) It consusts of n input lines and moutput lines.
- -> Each bit combination of the input variables.
- → Each but combination that comes out of the output lines is called a word



Block diagram.

An integrated curwit with programmable gates divided into an AND averay and an OR averay provide an AND-OR Sum of peroducts implementate

EPROM ; -


- -> Erasable, programmable Rom
- -> priogrammed by String change on insulated gates.
- -> Erosable with ultraviolet light
- -> non-volatile.

EEPROM :-

- perogrammed by stowing charges on insulated gates
- -> Non volatile

Porogrammable ROM:


- The includes both the decoder and the or Grates with a single. It package The following figures shows the black diagram and lagic construction using 16x2 ROM.
- -) It consusts of n input lines and moutput lines.
- -> Each bit combination of the input variables.
- -> Each but combination that comes out of the output lines is called a word




Block diagram

An integrated curcuit with programmable gates divided into an AND away and an OR away to provide an AND-OR sum of paraducts implementation.

The programmable read-only membry (prom) has a dived and avoiding constructed as a decoder and a programmable or array. The AND gates are programmed to provide the product terms for the Boolean functions, which are logically summed in each or Grate.





-> Implement full-adder using PROM.

The number of inputs variables of a full adder are 3. The possible number of combinations are 8 so we need 3x8 decoder. The number of outputs of full adder are &. They are sum and carry.


1911	uth	tab	10
130	\cup \cup \cup		`_

A	B	Cin	S	
0	0	0	Ō	0
0	0	1	1	0
0	1	0	· t	٥.
Ó	l). (Q	1
į	0	0	ſ	0
1 [0)	O	١
b	<i>J</i> ·	0	0	ı
1	1.	1	1	ſ

output expression for som & carry is sum: Em (1,2,4,7)

carry: Em (3,5,6,7).

ugic diagram




→ Design BCD to GLESS-3 code converter

Step: - 1 - Towth table.

-	-				
	BCC)	• .	, E)	LUBS - 3
B3	B ₂	B, B	'o '	E3.	E2 E, E0
0	0	O	0	0	0 1 1
0	O	0	()	O :	1 0 0
0	Ö	Į	0	0	1 0 1
0	0	1	1	.0	1 1 0
0	Į	0	Q .	0	
0	Į	0	1	1	0 0 0
10	$\int_{\mathbb{R}^{2}}$	(O.	l	0 0
0	1	l	1	1	0 100
1	Ō	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	Ŵ.	Jntufa:	stupdates.com

Step 2: ED (B3 B2 B1 B0) = Em (0,2,4,6,8) $E_1(B_3 B_2 B_1 B_0) = Em (0,3,4,7,8)$ $E_2(B_3 B_2 B_1 B_0) = Em (1,2,3,4,9)$ $E_3(B_3 B_2 B_1 B_0) = Em (5,6,7,8,9)$

step 3: - logic diagram.



- Implement the following Boolean Expression using prom.

F(A,B,C) - AB+C+BC.

first given Expression converted into a standard sop form


F(A,B,C) = AB+C+BC

= ABC+ABC+ABC+ABC+ABC+ABC+ABC+ABC

= ABC + ABC + ABC + ABC + ABC + ABC 011, 010, 111, 101, 011, 001


F(A,B,C) = Em (1, 2, 3, 5, 7)

Logic diagram: -



PAL: - programmable Arriay logic:

The programmable Array logic is a programmable device with a fixed or array and a programmable AND array because only the AND gates are programmable.




Implement the following functions using PAL.

$$F_1(a,b,c,d) = &m(0,1,2,3,6,9,1)$$


 $F_2(a,b,c,d) = &m(0,1,6,8,9)$

Step1:- K-map simplification for f, and F2



Stepa: - PAL porogramming table.


<u> </u>	•	
product	AND gate inputs 1	outputs
1 2 3	0 0 0 - 1	F= a b+ Bcd + bd
4 5	00-	Fo= bc+ abcd





> Implement 4-bit BCD to XS-3 code conversion using PAL.


By	B3	Β2	B,	Χų	Хз	X2	X_1
O	0	O	0	0	0.	. ()	
0	0	0	1	Ō	t	0	0
O	0	. [0	Ø.	• 1	0.	
0	0	l 0	1	0	l	1	0
0	l į	0	0	1	O O	O O	
0 l l	000	0) 0 	l l	0	1 C 1 1) ·

 $X_{4} = Em(5,6,7,8,9) + d(10,11,12,13,14,15)$ $X_{3} = Em(1,2,3,4,9) + d(10,11,12,13,14,15)$ $X_{2} = Em(0,3,4,7,8) + d(10,11,12,13,14,15)$ $X_{4} = Em(0,2,4,6,8) + d(10,11,12,13,14,15)$










$$X_{4} = B_{4} + B_{3}B_{2} + B_{3}B_{1}$$

 $X_{3} = B_{3}\overline{B_{2}B_{1}} + B_{3}B_{1} + \overline{B_{3}B_{2}}$
 $X_{2} = \overline{B_{2}B_{1}} + B_{2}B_{3}$
 $X_{1} = \overline{B_{1}}$

'step 2: - porogramming table.

				4.0	<u> </u>
pivoduct terms.	AND By	Grate B ₃	10pu	B,	outputs.
1	1	<u> </u>	» <u>-</u>		
.2	-	.	1	· · · · · · · · · · · · · · · · · · ·	$X_4 = B_4 + B_3 B_2 + B_3 B_1$
3	·	· 1	-	1	
4		1	0	0	X3 = B3B2B1+ B3B1+
5		0			$\frac{\sqrt{3} - \sqrt{3}\sqrt{2}}{\sqrt{3}}$
6	_	0	. (
7		_	0	0	
8			l	J	$\chi_2 = \overline{B}_2 \overline{B}_1 + B_2 B_1$
9		, 	· 		
10				0	
11	<u></u>	·	· 		χ, = B ₁
12					

Step 3:- Logic diagram.




Implement the following boolean functions using PAL with four Properts and 3-wide ANO-OR structure. Also write the PAL programming table.

F. (A.B.C.D) = Em (2,12,13)

Fa (A,B,C,O) = Em (7,8,9,10,11,12,13,14,15)

F3(A,B,C,D) : Em(0,2,3,4,5,6,7,8,10,11,15)


Fy(A,B,C,O) = Em(1,2,8,12,13)



$$F_1 = ABC + \overline{ABCD}$$
 $F_2 = A + BCD$ $F_3 = A + BCD$ $F_4 = \overline{ABC} + \overline{ABCD} + \overline{ABCD} + \overline{ABCD}$


Step 2:- pordgramming table

product AND inpots outputs term A B C D F					
3 4 5 6 7 8 9 1 1 1 1 6 7 8 CD 11 1 1 0 0 - Fy=F1+ACD+ABCD 11 1 0 0 - Fy=F1+ACD+ABCD	F		AND inputs A B C D F1	ts.	5 n
		i 1 .	0 1 0 - A+	BCD CD+BD	




PLA: - programmable logic Avoiay


In programmable logic overay where both the AND and OR average can be programmed. The product terms in the AND average may be shared by any or gate, to provide the required sun of products.



-> implement the guin boolean functions by using PLA.

Step 1: - The K-maps for the functions A, B, their minimizate on, and the minimal expressions for both the true and complement of these in sum of paroducts.






$$A(C) = XZ + YZ + \overline{X}\overline{Y}\overline{Z}$$

$$A(C) = \overline{XZ + YZ + \overline{X}\overline{Y}\overline{Z}}$$

Simply
$$A(C) = (\overline{X+Z}) \cdot (\overline{Y+Z}) \cdot (X+Y+Z)$$

$$= (\overline{X+Z}) + (\overline{Y+Z}) + (X+Y+Z)$$

$$= XZ + YZ + \overline{Y}Z$$



Simply
$$B(C) = (Y+Z)(\overline{X}+Z)$$


$$= (Y+Z) + (\overline{X}+Z)$$

$$= \overline{YZ} + X\overline{Z}$$

$$A(C) = XZ + YZ + XYZ$$
 $B(C) = XY + Z$
 $A(C) = XZ + YZ + XYZ$ $B(C) = YZ + XZ$


Step 2: - programming table.


product term	inputs	OUTPUTS. A(T) A(C) B(T) B(C).
CXZ	1 = 0	1 1
3 YZ	_ 1 0	
$\left(\frac{1}{x} \right) $	0 0 1	
XZ		
YZ	1 1	
X Y Z	0 0 0	
XX	0 1	- 1 -
2	2	-
VZ	00	
11 62	<u> </u>	




Implement the following boolean functions F, & F2 of a combinational logic circuit using PLA.


Step 1: - K-map for Fi (Toweform) complement form





K-map for Fo (towe form)





$$F_2 = (A+C) \cdot (\overline{B}+\overline{C})(\overline{A}+\overline{C})$$

$$= (A+C) + (\overline{B}+\overline{C}) + (\overline{A}+\overline{C})$$


$$= \overline{A}\cdot\overline{C} + BC + AC.$$

$$F_1(T) = A\overline{B} + BC$$

when we take filt) & falt) get 4 poroduct towns and also having some number of poroduct towns while taking Filt) & Falc), filc) & Falt).

Stepa: - programming table

7			
(product	inputs ABC	Gutputs Fa(T) Fa(C)
	AB BC	1 0 -	
	ABC	0 0	8 - +
	AC	1 -1	-




logic diagram.

> Implement the following multi toolean function using (3x4x2) PLA.


$$f_1(a_2, a_1, a_0) = Em(0,1,3,5)$$

$$F_2(a_2, a_1, a_0) = Em(3, 5, 7)$$

step 1: - K-maps.




fil (complement form)



$$f_1(c) = \overline{a}_2 \cdot a_0 + \overline{a}_2 \cdot \overline{a}_1 + \overline{a}_1 \cdot \overline{a}_6$$

= $a_2 \cdot \overline{a}_0 + a_2 \cdot a_1 + a_1 \cdot \overline{a}_0$



$$F_{1}(T) = \overline{a_{1}}a_{0} + \overline{a_{2}}\overline{a_{1}} + \overline{a_{2}}a_{0}$$

$$F_{2}(T) = a_{2}a_{0} + a_{1}a_{0}$$


$$F_1(c) = a_2 \cdot \overline{a_0} + \overline{a_2} \cdot \overline{a_1} + \overline{a_1} \cdot \overline{a_0}$$

 $F_2(c) = \overline{a_0} + \overline{a_2} \cdot \overline{a_1}$

step 2:- PLA pougramming table.

•			
product	Inputs.	output Fict)	3 [F2(C)
a, a0	_ 0	1	
$a_2 a_1$	D D -	1	1
a ₂ a ₆	0 1		. •
a ₀	0	-	







Implement the following using PLA. A(x,Y,2) = Em(1,2,4,6), B(x,Y,2) = Em(0,1,6,7) C(x,Y,2) = Em(2,6).


Stepli- K-map.


K-map for A (Toweform),



A(T) = XZ+YZ+ XYZ








Step 2: - programming table.


	paroduct tourn	inputs / X Y Z. A	outputs (I) (B(T) C(I)
	XZ	1 - 0	
1	.YZ	0	
,	XYZ	0011	$\left(\begin{array}{c c} - & - \end{array} \right)$
	XX	0.0 >	- 1 -
	ХУ	111-	- 1 -

Step - 3




Some the logic implementation of a 32x4 bit ROM using a decoder of a suitable size.

A 32 x y but Rom is to be implemented. it consists of 32 words of four buts each. There must be five input lines that them the bunary numbers from otherwigh 31 for the address. The five inputs are decaded into 32 distinct outputs by means of a 5x32 decader. Each output of the decader represent a membry address. The 32 outputs of the decader are connected to each of the four or gates.



32 XY bit ROM.

→ 16 x 8 Rom.



	Comparison between	en PROM, PLA and Pr	AL.
} .	PROM	PLA	PAL
1.	AND arouny is	1. Both AND and OR	1. OR avoidy is fixed
	fixed and OR	arounds are	and AND averay is
	mable.	pringrammable.	programmable.
2.	cheaper and	2. Costliest and more	2. Cheaper and
	simple to use	complex than PAL	Sumplen.
<u> </u>	All minterms ore decoded.	and PROM. 3. AND about can be pologrammed	3. AND arriay can be priogrammed to get
4.	only Boolean functions in Stardard sop tour can be implemented using PROM.	to get desired minterns. 4. Any Boolean function in sop form can be importe nted using PROM.	desired minternes. 4. Any Boolean function in 50p Hom an te implement ed using PAL.

> Implement a Binary to BCD code converter by using PAL

-> Par taking 3-bit Binory P.


	Bingry.			BCD COOLE CY C3, C2 CY				
	<u> 103</u>	<u>D2</u>						
	0	0	0	0 0 0 0				
	Ö	0		0 0 0 1				
	\bigcirc	1	0	0 0 1 0				
	Ø	l	. }	0 0 1 1				
	l	0	0	10 100/				
	1	0	J	0 1 0 1				
		1	w Intu	fooundates com!				

64

THE RESERVE OF THE PARTY OF THE	The same of the sa	
→ Jam to	king 4-bi	nory
	By By B, B, B, O O O O	6000 0000
	0001	0 000 000
	0010	0000 0010
	0011	0000 0011
	0 100	00000000
i	0101	00000101
	0110	0 0 0 0 0 1 1 0
	0 1 1	0 0 0 0 0 0 1 1 1
	1000	
	1001	0000 1001
	1010	00010000
	101	00010001
j	1100	0000100010
	1101	00010011
	1110	0000 0 100
	1111	0001 0101

$$c_5 = Em(10,11,12,13,14,15)$$
.
 $c_4 = Em(8,9)$
 $c_3 = Em(4,5,6,7,14,15)$
 $c_5 = Em(3,6,7,12,13)$
 $c_1 = Em(1,3,5,7,9,11,13,15)$.
Step 1; - k-map.

66



lΟ

step 2: - programming table

B4 B3 B2 + By B2

10

	poinduct	inputs By B3 B2 B1	output
; }	2		$C_5 = B_4 B_3 + B_4 B_2$
	3 4 5 6 7	0 1 0	3= ByB3+ ByB3+ ByB3+ ByB3+
	9 -	www.Intufastund	1-B1

