ECE-593 Fundamentals of Pre-Silicon Validation Final Project Report Spring 2021

UVM-Environment based verification of AHB-Lite protocol

By: Sri Harsha Doppalapudi, Shivanand Reddy Gujjula, Hiranmaye Sarpana Chandu

Under the Esteemed Guidance of

DR. TOM SCHUBERT BA, Ph.D.,
Director of ECE Design Verification and Validation
Graduate Program Track
Portland State University

Table of Contents

1. Protocol Description

- 1.1 About the protocol
- 1.2 Components of protocol
 - 1.2.1 Master
 - 1.2.2 Slave
 - 1.2.3 Decoder
 - 1.2.4 Multiplexor
- 1.3 Operations
- 1.4 Signal Descriptions
 - 1.4.1 Master signals
 - 1.4.2 Slave signals
 - 1.4.3 Decoder signals
 - 1.4.4 Multiplexer signals
 - 1.4.5 Global signals

2. Verification Plan

- 2.1 Description of verification levels
- 2.2 Tools Required
- 2.3 Risks and Dependencies
- 2.4 Functions to be verified
- 2.5 Tests and Test Methods
 - 2.5.1 Type of Verification
 - 2.5.2 Verification Strategy
 - 2.5.2.1 Constrained Randomization Tests
 - 2.5.2.2 Deterministic Tests
 - 2.5.2.3 Abstraction Level
 - 2.5.2.4 Checking
- 2.6 Coverage Requirements
- 2.7 Test case Matrix
- 2.8 Resources
- 2.9 Schedule Details

3. UVM Test Environment

- 3.1 Description of UVM Test Environment
 - 3.1.1 AHB_TBtop
 - 3.1.2 AHB test
 - 3.1.3 AHB sequence item
 - 3.1.4 AHB_sequences
 - 3.1.5 AHB_virtual_sequence

3.1.6 AHB_environment

3.1.6.1 AHB_agent

3.1.6.1.1 AHB_sequencer

3.1.6.1.2 AHB_driver

3.1.6.1.3 AHB_monitor

3.1.6.2 AHB_virtual_sequencer

3.1.6.3 AHB_scoreboard

3.1.6.4 AHB_coverage

4. Test Results

1. Protocol Description


1.1 About the Protocol

AMBA AHB-Lite addresses the requirements of high-performance synthesizable designs. It is a bus interface that supports a single bus master and provides high-bandwidth operation. The most common AHB-Lite slaves are internal memory devices, external memory interfaces, and high bandwidth peripherals.

AHB-Lite implements the features required for high-performance, high clock frequency systems including:

- Burst Transfers
- Single-clock edge operation
- Non-tristate implementation
- Wide data bus configurations, 64, 128, 256, 512, and 1024 bits (in this design is implemented only for 32 bit)


Below figure demonstrates a single master AHB-Lite design with one AHB-Lite master and three AHB-Lite slaves. The bus interconnect logic consists of one address decoder and a slave-to-master multiplexor. The decoder monitors the address from the master so that the appropriate slave is selected and the multiplexor routes the corresponding slave output data back to the master.



1.2 Components of protocol

1.2.1 Master


Master provides address and control information required by slave to initiate read and write transfers.



1.2.2 Slave

AHB_Lite slave responds to transfers initiated by master in the system. Slave responds only when HSELx signal of respective slave is asserted. Slave responds with three different signals:

- HRESP as OKAY representing successful transfer
- HRESP as ERROR representing failure in transfer
- HREADY is de-asserted representing a wait state to master(not implemented as part of this design taken for this project)



1.2.3 Decoder

This component decodes the address of each transfer and provides HSELx signals for all the slaves in the system with only one of them asserted. It also provides control signal for the multiplexor.

1.2.4 Multiplexor

This component uses the control signal sent by decoder and multiplex the read data bus and response signals from the slaves to master.

1.3 Operations

The master starts a transfer by driving the control signals. All the information about address, direction, width of the transfer is provided by these signals. It Provides information about the transfer type like single transfer or multiple transfers depending upon burst. Transfers can be classified as below:

- Single transfers
- Increment bursts
- Wrap bursts that wrap at particular address boundaries

Every transfers above consists of two phases:

Address Phase: This phase is of one cycle and provides address and control signals

Data Phase: This phase can be of one or more cycles, read data from slave and write data from master are provided in this phase.

1.4 Signal Descriptions

1.4.1 Global signals

| Name | Source | Description |
|---------|------------------|---|
| HCLK | Clock Source | All signal timings are related to posedge of HCLK |
| HRESETn | Reset Controller | Active Low signal which resets the system and bus |

1.4.2 Master signals

| Name | Destination | Description |
|--------------|-------------------|--|
| HADDR[31:0] | Slave and Decoder | Address bus |
| HBURST[2:0] | Slave | Indicates the burst type(increment/wrap) and number of bursts(4,8,16,undefined length) in transfer |
| HMASTLOCK | Slave | specifies whether current transfer is part of locked sequence or not. |
| HPORT[3:0] | Slave | Provides some additional information about the current transfer like bufferable/cacheable |
| HSIZE[2:0] | Slave | Indicates size of transfer(8,16,32etc.,) |
| HTRANS[1:0] | Slave | Indicates type of trnasfer(IDLE, BUSY, NONSEQ, SEQ) |
| HWDATA[31:0] | slave | in memory during write |
| HWRITE | slave | indicates whether it is read or write transfer. |

1.4.3 Slave signals

| Name | Destination | Description |
|--------------|-------------|---|
| HRDATA[31:0] | Multiplexor | provides data on the bus during read transfer |
| HREADYOUT | Multiplexor | Indicates whether transfer is completed on bus |
| HRESP | Multiplexor | indicates the success and failure of current transfer |

1.4.4 Decoder signals

| Name | Destination | Description |
|-------|-------------|-----------------------------------|
| HSELx | Slave | Indicates which slave to respond. |

1.4.5 Multiplexor signals

| Name | Destination | Description |
|--------------|------------------|---|
| HRDATA[31:0] | Master | Multiplexed output of Read data bus |
| HREADY | Master and Slave | Indicates whether previous transfer is complete or not. |
| HRESP | Master | Multiplexed output of HRESP from all slaves |

2. Verification Plan

2.1 Introduction

AMBA AHB-Lite is a bus interface that supports a single bus master and provides high bandwidth operation. The most common AHB-Lite slaves are internal memory devices, external memory interfaces, and high bandwidth peripherals.

Source of design: Design source code taken from github Click here

Above design implements the slave behaviour of the AHB-Lite protocol with two slaves. Two slaves are memory devices with both having the same memory controller.

Design consists of a decoder which decodes the address in the address phase of each transfer and assert HSELx signal of respective slave. When HSELx of any slave is asserted respective slave responds as per the control signals by placing HRDATA and HRESP on their respective buses. Here a multiplexor with control signal taken from decoder multiplexes the buses and provides HRDATA and HRESP of selected slave to master.

Design implements various transfer types (IDLE, BUSY, SEQ, NONSEQ), various bursts types (SINGLE, INCR, INCR4, WRAP4, INCR8, WRAP8, INCR16, WRAP16) with a fixed transfer size(HSIZE = WORD). It also supports both read and write transfers.

On any transfer master provides the address and control signals in one address phase and write data in data phase of write transfer whereas during read transfer slave places read data on bus during data phase of read transfer. The protocol works in a pipelined nature as the data phase of current transfer is the address phase of next transfer.

2.2 Description of verification levels

As the design consists of only two modules with some simpler components like decoder and multiplexor. Controllability and observability of the inputs and outputs at system level and unit level are almost similar. So, the design will be verified only at the top level.

2.3 Tools Required

Simulation Tool: Questasim Version Control Tool: Github

Editor Tool: Notepad++

Documentation Tool: MS Office

2.4 Risks and Dependencies

Due to time constraint few corner cases may remain unverified but the goal is to verify all corner cases as well.

2.5 Functions to be verified

2.5.1 Basic/Critical

- Write data bus operation from Master to Slave(both)
- Read data bus operation from Slave(both) to Master
- Single-clock edge operation
- Burst transfers
 - Single burst
 - Undefined length incrementing Burst
 - Incrementing Bursts
 - o Wrapping Bursts

2.5.2 Advanced

- Continuous Writes to same address
- Continuous Reads to different addresses
- Continuous Writes to different addresses
- Read-Write to same address
- Write-Read to same address
- Read-Write to different addresses
- Write-Read to different addresses
- Write-Write-Read to same address
- Write-Read-Write to same address
- Read-Write-Read to same address
- Read-Write-Write to same address
- All the above test cases for all possible transfers

2.5.3 Generic/Universal

• Reset operation

2.5.4 What Will not be verified

• Locked transfer

• Protected transfer

2.6 Tests and Test Methods

2.6.1 Type of Verification

As the specifications describe only about top-level interfaces, no knowledge of design implementation is required. So, black box verification is suitable for this project.

2.6.2 Verification Strategy

Our test environment supports constrained random stimulus generation, so both random and deterministic stimulus are used.

• Constrained Randomization Tests

The values of address, data, burst size and type are generated within the bus range. As part of the randomization, we would explicitly disable the illegal stimulus. Post-randomization and static values are used to make sure of current randomized stimulus is dependent on previous stimulus (for address generation). As required some test cases will be generated using inline constraints, soft constraints.

Deterministic Tests

For the simplicity of stimulus generation and to get better coverage according to the plan, individual sequences for different burst types are generated.

Abstraction Level

Considering the no. of possible input combinations and tests, transaction level abstraction would be appropriate for this project. These transaction-based stimuli (packets with all address, control and data signals required for the transfer) are converted to pin level and driven via interfaces by the driver and output signals are captured and converted from pin level to transaction level by the monitor. The transactions generated are sent to one component to another via TLM ports.

Checking

The pin level input signals driven, and the output signals are captured and converted into transaction packets by the

monitor and sent to scoreboard which consists of a output predictor and output comparison functions.

2.7 Test Environment

The entire verification testbench will be developed using system Verilog classes by adopting Universal Verification Methodology (UVM). Test Environment consists of various components like tests, sequence item, sequences, sequences, virtual sequence, sequencer, virtual sequencer, environment, agent, monitor, driver, coverage and scoreboard. In detail description of each components will be discussed in later sections.

2.8 Coverage Requirements

Coverage goals for the AHB-Lite Protocol are based on the tests defined in the functions to be verified section. Both structural (code) coverage and functional coverage will be collected and analysed. The following coverage options will be used to ensure the functional coverage.

Cover points for all inputs:

- HWRITE
 - o Read
 - o Write
- HBURST
 - o SINGLE
 - o INCR
 - o WRAP4
 - o INCR4
 - o WRAP8
 - o INCR8
 - o WRAP16
 - o INCR16
- HTRANS
 - o NONSEQ
 - o SEQ
 - o BUSY
 - o IDLE
- HSIZE
 - o WORD
- HADDR[10] (selecting both slaves)
- HADDR[9:0]
- HWDATA

• Cross of HTRANS, HBURST, HSIZE, HWRITE, HADDR[10] (while implementing it is written as cross of cross cover points)

Cover points for all outputs:

- HRESP
 - o OKAY
 - o ERROR
- HRDATA

Cover points for different sequences:

- Write-Read same address
- Read-Write same address
- Write-Write same address
- Write-Read different address
- Read-Write different address
- Write-Write different address
- Read-Read different address
- Write-Write-Read same address
- Write-Read-Write same address
- Read-Write-Read same address
- Read-Write-Write same address
- Cross of different sequences and HTRANS
- Cross of different sequences and HBURST
- Cross of different sequences and HSIZE
- Cross of different sequences and HADDR[10]

2.9 Test case Matrix

Simple operations:

- Write SINGLE burst
- Read SINGLE burst
- Write INCR burst
- Read INCR burst
- Write WRAP4 burst
- Read WRAP4 burst
- Write INCR4 burst
- Read INCR4 burst

- Write WRAP8 burst
- Read WRAP8 burst
- Write INCR8 burst
- Read INCR8 burst
- Write WRAP16 burst
- Read WRAP16 burst
- Write INCR16 burst
- Read WRAP16 burst
- All the above cases for both the slaves

Back-to-Back operations:

- Write-Read same address
- Read-Write same address
- Write-Write same address
- Write-Read different addresses
- Read-Write different addresses
- Write-Write different addresses
- Read-Read different addresses
- Write-Write-Read same address
- Write-Read-Write same address
- Read-Write-Read same address
- Read-Write-Write same address
- All the above cases with different burst types and for all the slaves.

2.10 Resources and Responsibilities

Sri Harsha Doppalapudi: Responsible for developing AHB_monitor, AHB_coverage, AHB_scoreboard, Test Report

Shivanand Reddy Gujjula: Responsible for developing AHB_sequence_item, AHB_sequences, AHB_virtual_sequence, AHB sequencer, AHB driver, AHB environment.

Hiranmaye Sarpana Chandu: Responsible for developing AHB interface, AHB packet, AHB test and AHB TBtop.

2.11 Schedule Details

| Week1 (5/05/2021-11/05/2021) | Analysis and understanding of AMBA AHB-Lite Protocol from the AMBA AHB-LITE Specification document and preparation of verification plan. | |
|----------------------------------|---|--|
| Week2 (12/05/2021-18/05/2021) | UVM based object-oriented verification environment development. Debug the test bench bugs. Deterministic Tests run and waveform generation. | |
| Week3 (19/05/2021-25/05/2021) | Top level/System level verification followed by bug fixes. Includes Constrained random tests, coverage collection, self – checking with scoreboard. Identify if any missing corner cases / uncovered scenarios. | |
| Week4 (26/05/2021-01/06/2021) | Documentation and logging of results and observations. | |