
# DMA Controller ( Direct memory access)


It is a method that allows an Input loutput (IIO) devices to send or receive data directly to or from the main memory. By passing the CPU to speed up memory operations. The process is managed by a Chip Known as a DMA controller



- -> DMA transfers are Performed by a Control Circuit that is the Part of the Ilo device Interface
- It refer to this Circuit as a DMA Controller
- The DMA controller Performs the function that would normally be carried out by the processor when processing the main memory.
- Device wishing to Perform DMA asserts the Processors bus request Signal
- -> Processor completes the current bus cycle and then asserts the Bus grant Signal to the device


## Basic DMA Operation

The direct memory access (DMA) The technique provides direct access to the memory while the microprocessor is temporarily disabled.




- -) A DMA controller tempararily barrows the address bus, data bus, and control bus from the microprocessor and transfers. The data bytes directly blue on Ilo Post and a series of memory locations
- The DMA controller is also used to do high-speed memory to memory transfer
- Two control signal are used to request and acknowledge a DMA transfer in the microparocessor based system.
  - a cross as the data byte is sent from the Interface to memory

## Data transfer with a DMA Controller



- The Interface Sends the DMA controller, asequest for DMA service
- -) A Bus request is made to the HOLD Pin (active high) on the 8086 microprocessor and the Controller gains the Control of bur
- Pin (active high) on the 8086 microprocessor
- The DMA controller places contents of the address register on to the address bus
- The controller Sends the Interface to a DMA acknowledge which tells the Interface to put data on the data bus
  - (For an output it signals the Interface to latch the next data placed on the bus)
- The data byte is transferred to the memory location Indicated by the address bus
- -> The Interface latches the data, bus request is dropped. The HOLD Pin goes 61w and controller relinquesher the 6us.



140,20

Interrupt request register (IRR) The Interrupts at IRQ Input
lines are handled by Interrupt request Internally. IRR stores all the
Interrupt request in it in order to serve them one by one on the
Priority busis

- In-Service register (ISR) This stores all the Interrupts requests

  Those are being served ie. ISR keeps track of the request

  being served
- Priority resolver The unit determines the priorities of the Interrupt requests appearing Simultaneously. The highest Priority is Selected stored into the Corresponding bit of the ISR during INTA pulse. The IRo has the heighest priority while the IRA has the lowest one. normally in fined priority made. The Priorities however may be altered by Programming the 8259 A in rotating priority made.
- Interrupt mask Register (IMR) This register stores tits
  required to mask the Interrupt Inputs. Improperates on

  IRR at the direction of Priority resolver
- > Interrupt control logic

This block manager the Interrupt and Interrupts acknowledge Signals to be sent to the cpu for Serving one of

eight Interrupt request. This also accepts the Interrupt acknowledge (INTA) Signal From CPU that causes the 8259A to release vector address on the data bus

- Data Bus Buffer This tristate bidirectional Buffer interfaces
  Internal 8859A Bus to the microprocessor System data Gus
  control words, status and vector Information pass through data
  Buffer during read or write operations
- Read write control logic This circuit accepts and decodes commands from the CPU. This block also allows the Status of the 8259 A to be transsferred onto data bus
- Compares the ID's all the 8259 A used in System. The thread Ilo Pins CASO 2 are outputs when the 8259 A is used as amaster. The same pins act as input when the 8259 A is in slave mode. The 8259 A in master mode Sends the ID of Interupting device on these lines
- CS: This is an active-low chip select signal for enabling RD and WR operations of 8259A INTA functions is independent of cs
- WR: This Pin is an active low write enable input to 8259 A. This enables it to accepts command words from 90

Z &

- Alow on this line enables 8259 A to release Status on to data Gus of CPU
- Po-D7: These Pins from a bidirectional data bus that Carries 8-bit data either to control word or from Status word register This also carriers Interrupt vector Information.
  - CASO-CAS2 Cascade lines Asignal 8259A provides
    eight vectored Interrupts If more Interrupts are required. The
    8259A is used in cascade mode. In Cascade mode, a moster
    8259 A along with eight slaves 8259 A can provide upto
    64 Vectored Interrupt lines. These three lines act as Select
    lines for addressing the slave 8259 A
  - PS/EN; This pin is dual purpose pin when the top of chip is used in Buffered mode. It can be used in Buffered enable to control buffer trans receivers.
  - This Pin goes high whenever a valid Interrupt resquest is asserted. This is used to Interrupt the cpu and is connected to the Interrupt Input Of cpu
  - IRO-IRA (Interrupt request) These Pins acts as inputs, to accept Interrupt request to CPU.

- PD: This is an active low read enable input to 8259A

  Alow on this line enables 8259A to release status on to data


  Gus of CPU
- Po-D7: These Pins from a bidirectional data bus that Carries 8-bit data either to control word or from Status word register This also carriers Interrupt vector Information.
  - CASO-CASO Cascade lines Asignal 8259A Provides
    eight vectored Interrupts If more Interrupts are required. The
    8259A is used in cascade mode. In Cascade mode, a master
    8259 A along with eight slaves 8259 A can Provide upto
    64 Vectored Interrupt lines. These three lines act as Select
    lines for addressing the slave 8259 A
  - PS/EN; This Pin is dual Purpose Pin when the top of chip is used in Buffered mode. It can be used in Buffered enable to control buffer trans receivers.
  - This Pin goes high whenever a valid Interrupt resquest is asserted. This is used to Interrupt the cpu and is connected to the Interrupt Input of cpu
  - IRO-IR7 (Interrupt request) These Pins acts as inputs.
    to accept Interrupt request to CPU.


(3) - Interfacing a KeyGoard / LED to 8086 microprocessor

when you pass a key on your computer, your activated a switch to when key is pressed column and rows a link will be formed and that Particular key will be displayed

- -) In three ways key is pressed is Identified
  - 1) detect skey press
  - Defounce key press
  - 3) encode Key press

How chart the territorial to thom showed in their Apack





Problems, So this debounce will wait for 20 milli seconds so before 20 mills seconds secon

After the debounce time another Check is made to see if key still Pressed. If the column are now all high then no key is pressed and initial detection was caused by noise Pulse or alight burshing past a key

Block diagram of generic 8051 micro controller

# 9 Program and machine Control

Jump Instruction: To Jump from one Instructor to other.

CALL. To call a Supprogram (oi) Procedure we use CALL Instruction.

Loop: Repeated execution of Particular Instruction Untill a condition is Satisfied for this we use loop Instruction

#### CALL Instruction

A CALL

L CALL

RET

RETI

#### Jump Instruction

AJmp -> Short

LJMP


SIMP

J7

JNZ

JMP, CJNE, CJNE

- -> Microcontroller Special Function Register
- -> The 8051 micro controller special function register acts a control table that monitor and control the operation of the 8051 micro controller
- Since the SFR's are a part of the Internal RAM
  Shuchure, you can access SFR's as If you access the
  Internal RAM



They are 21 register they are Acc (Or) A SP P2 B TMOD P3 DPL TOOM Scorl DPH TLO (12) PSW THO IF TLI (13) PCON IP .... THI 7 SBUF Po PI Analyst 138 1119 964

#### > Accumulator

- To Perform any operation it must use accumulator
- -> Arthomatic operations like addition, Subtraction, multiplication.
- -> B (register)
- The B register is used along with the Acc in multiplication and division operations
- These two operations are Performed on data that are stores only in register A and B
- -> Pragram Startus word (PSW)

The PSW is also called as flag register and is one of the important SFRS. The PSW register Consists of flag Bits which help the programmer in checking the condition of the result and also make decision.

Pointer Register: Data Pointer is a 16 bit register

and is Physically the combination of DPL and DPH SFRs.

The data Pointer can be used as a single 16-bit register or two

8 bit registers

## > Stack Ponters

stack Pointers Points out to the top of Stack and it Indicates the next data to be accessed. Stack Pointer Can be access
Using Push, Pop, CALL, RET Instructions.

## > IP (Interrupt Priority)

It is used to set the Priordy of the Intempt as higher Low If a bit is cleared. If the Corresponding Intempts is assigned. low Priority and if bits is SET.

## → 7,8,9,10 - Ilo Post register

The 8081 micro controller from Posts which can be used as, Input and for output These are four posts Po, P1, P28 P3 each Post has a corresponding register with same names

## -> Peripheral control register

PCON: even though at Power loss our work will be kept Save avoid deletion. So, this is called Power down mode. PCON (or) Power control as the name suggest is used control 8051 Power modes.

scon! Data will transfer in serial ( Bit by bit)

It is used to control Serial Port

Ton: Timer or control (or) Took register is used to staff or stop the timer of 80s1 micro controller. It is also cantains bits to Indicate It the Timers has overflowed-

Tmop: It is used to set the operating modes of Timers To & TI
the lower four bits are used to configure Timer o and the
higher four bits are used to configure Timer 1

- The enable register is used to enable or disable Individual Interrupts. If a bit is SET. The corresponding Interrupt is enabled and It the bit is cleared The Interrupt is disabled.
- -> SBUE: The register is used to hold the Serial data while transmission or reception.
- -> TLO (THO? The himer o consist of two SFRs TLO and THO
- > TL1/TH1 (Timer 1 low/ Fish)

The TL1 and TH1 are the Rower and higher byter of Timer o