

Hall Ticket Number:

--	--	--	--	--	--	--	--	--

II/IV B.Tech (Regular/Supplementary) DEGREE EXAMINATION**April, 2017****Fourth Semester****Time:** Three Hours**Common for CSE & IT****Computer Organization****Maximum:** 60 Marks*Answer Question No.1 compulsorily.**(1X12 = 12 Marks)**Answer ONE question from each unit.**(4X12=48 Marks)***1. Answer all questions***(12X1=12 Marks)*

- Define Throughput and Throughput rate.
- Write basic performance equation.
- What do you mean by out-of order execution? Is it Desirable?
- What are virtual and logical addresses?
- List out Various branching technique used in micro program control unit?
- What is known as Multi-Phase clocking?
- What is an index register?
- What is write-through Protocol?
- What is locality of reference?.
- What is a Memory Controller?
- What are the steps required for a pipelined processor to process the instruction?
- What is DMA?

UNIT I

- What is the addressing mode? Explain different addressing modes in detail. **(6M)**
 - Explain different functional units of a digital computer. Mention the functions of different processor registers i)IR ii)MAR iii)PC **(6M)**

(OR)

- Write the procedure for integer division for dividing $(101101)_2$ $(45)_{10}$ by $(000110)_2$ $(6)_{10}$ **(6M)**
 - Write the use of Rotate & Shift instructions with examples. **(6M)**

UNIT II

- Give the different instruction formats of a CPU in detail. **(6M)**
 - Explain horizontal and vertical organizations in micro programmed control. **(6M)**

(OR)

- Give Booth's algorithm to multiply two binary numbers. Explain the working of the algorithm taking an example. **(6M)**
 - Explain in detail the principle of carry look ahead adder. Show how 16-bit CLAs can be constructed from 4-bit adders with an example. **(6M)**

UNIT III

- Explain detail the working of a micro programming control unit. **(6M)**
 - What are handshaking signals? Explain asynchronous data transfer with hand shaking signals. **(6M)**

(OR)

- What are data hazards? Explain how data hazards effect pipelining. **(6M)**
 - Discuss the various mapping schemes in cache design. Compare the schemes in terms of cost and performance. **(6M)**

UNIT IV

- Why is priority handling desired in priority controllers? How do the different priority schemes work? Explain **(6M)**
 - What are Interrupt nesting? Briefly bring out the methods involved in the processor attending to simultaneous requests. **(6M)**

(OR)

- Discuss the main phases involved in the operation of SCSI bus in detail. **(6M)**
 - Write short notes on (a) USB (b)PCI bus **(6M)**