Hall Ticket Number:											

II/IV B.Tech (Supplementary) DEGREE EXAMINATION										
	d S	Semester Digital Logic Des	Common to CSE & IT Digital Logic Design Maximum: 60 Marks							
Answe	er Qi	uestion No.1 compulsorily. $(1X12 = 12 \text{ Mag})$	(1X12 = 12 Marks)							
1.		NE question from each unit. (4X12=48 Masswer all questions Find 1's complement of 01111110 Convert (0.513) ₁₀ to octal. State Demorgan's Laws?								
	d) e) f) g) h) i)	What are the basic operations in Boolean Algebra? What is a code convertor? Which gates are called the Universal Gates? Why? What is a literal? Differentiate between a latch and a Flip Flop What are different types of RAM? What is a trigger?								
	k) 1)	What is danger. What is meant by PLA? Distinguish between Synchronous and Asynchronous counter.								
2.	a)	Find the simplified sum of the products expression using K-map for the function $F = \Sigma m(7, 9, 10, 11, 12, 13, 14, 15)$	6M							
	b)	Perform the 1's and 2's complement of the following binary numbers i) 11101010 ii) 01111110 iii) 00000001 iv) 10000000 (OR)	6M							
	a)	Reduce the following expression to the simplest possible POS and SOP forms $f=\Sigma m(6,9,13,18,19,25,27,29,31)+d(2,3,11,15,17,24,28)$	8M							
	b)	Reduce the following expressions using a four-variable K-map $A\bar{B}C + \bar{A}BC\bar{D} + AB\bar{C}D + AB\bar{C}$	4M							
4.	a)	UNIT II Obtain the set of prime implicants for the Boolean expression $f=\Sigma m(0,1,6,7,8,9,13,14,15)$ using the tabular method?	6M							
	b)	Implement Full-Subtractor using two Half- Subtractors and OR Gate. (OR)	6M							
	a) b)	Prove that i) $(A\overline{B} + A\overline{C})(BC + B\overline{C})(ABC) = 0$ ii) $\overline{ABC}(\overline{A} + B + \overline{C}) = \overline{ABC}$ Design a code converter that converts 4- bit binary to Gray code?	6M 6M							
	a) b)	UNIT III Show the logical diagram of a clocked RS Flip Flop with four NAND gates. Explain the conversion of i) J-K flip flop in to S-R flip-flop ii) T-flip flop to J-K flip-flop (OB)	6M 6M							
	a)	(OR) With a neat diagram explain the working of SR-flip flop with characteristic table, excitation table and characteristic equation	6M							
	b)	Explain in detail about Master-Slave Flip Flop with a logical diagram.	6M							
	a) b)	UNIT IV Design an 4-bit up/down counter using D-Flip Flops. Explain the working of bi-directional shift register with a neat diagram	6M 6M							
	a) b)	(OR) Compare the programmable features of PAL, PLA and PROM devices. Realize the function $F1=\sum m(1,2,4,6)$ using PROM of size 8×3 .	8M 4M							