Y 1 9 A IT 4 0 5

## II/IV B.Tech (Regular / Supplementary)DEGREE EXAMINATION

February, 202	1
Third Semester	

Time: Three Hours

## Information Technology

Computer Organization & Architecture
Maximum: 50 Marks

Though Tibb Questions J.			(1X10 = 10) (4X10=4)	
An	swer.	ANY FOUR questions from PART-B.  Part - A	(4X10 <sup>-4</sup>	o iviaiks)
1		Answer the following questions List the various computer types	(10)1 -10	COE1
	a. b.	What is mean by multicomputer?		COE1
		What is meant by subroutine.?		COE1
	c. d.	Mention the commonly used condition code flags.		COE2
	e.	What are the different kinds of DMA transfers		COE2
	f	Difference RAM and ROM.		COE3
		What is locality of reference?.		COE3
	g h	Define hit ratio		COE4
	1	What is pipelining		COE4
		Define Hazard.		COE4
		Part - B		
7		Write the Assembler syntax and addressing functions of different types of addressing	4014	COE1
2		modes.	10M	
		modes.		
~		List basic operations of control unit	5M	COE1
3	a	Write the tasks performed by the system software.	5M	COE1
	b	Write the tasks performed by the system sortware.		1.7
		Write Control sequence for the instruction Add(R3),R1	5M	COE2
4	a	Draw Micro program sequence instruction Flowchart of the instruction Add src,	5M	COE2
	b	Rdst for indexed register addressing		
		- Francis Controller and Evalain?	5M	COE2
5	а	Draw the Diagram of DMA Controller and Explain? Write the difference between I/O controlled transfer and DMA transfer?	5M	COE2
	b	Write the difference between 170 controlled transfer and Birth transfer.		
		Multiply (-13) * 11 using Booth algorithm. Draw flow chart and Hardware	10	COE3
6	and the	Multiply (-13) 11 using booth digordam 21th 21th 21th 21th 21th 21th 21th 21th		
1		implementation diagram		
A. C.	1	tochnique	5M	COE3
7	a	Explain Associative memory mapping technique.	5M	COE3
	b	How is Virtual memory influences to increase the effective size of the memory	•	
		system		
		Tours of Rus arbitration	5M	COE4
8	а	Define Bus arbitration. Explain different types of Bus arbitration	5M	COE4
	b	Write the difference between Asynchronous bus and Synchronous bus		
_		Ham Migrams access handling the multiple devices.	5M	COE4
9	a	How Microprocessor handling the multiple devices.	5M	CQE4
	b	Write the sequence of events in handling interrupt		