



1.2


c) Circuit:




DC Response:



Bode Plot:




d) Circuit:



DC Response:




Bode Plot:



e) CASE 1:


Circuit:



DC Response:




Bode Plot:




CASE 2:


Circuit:



DC Response:




Bode Plot:



CASE 3:


Circuit:




DC Response:



Bode Plot:




f) Circuit:



DC Response:




Bode Plot:



2.1

Forward Bias:



The Cut-in/Knee Voltage is measured to be approximately 445.47 mV.

To find the resistance,

The slope is measured to be 0.000835191. We know that in an I-V graph,


$$R = \frac{1}{\text{Slope}}$$

Therefore,


$$R = \frac{1}{0.000835191} = 1197.331\Omega$$

Since external resistance = 1000 Ω ,

$$R_{in} = 1197.331 - 1000 = 197.331\Omega$$



Reverse Bias:



The saturation current is measured to be approximately 2.52386 nA.

Reverse Breakdown:

Since the default LTSpice 1N4148 does not allow breakdown, I have modified the parameters using the below directive,


```
.model 1n4148_mod D(Is=2.52n Rs=0.568 N=1.752 Cjo=4p M=0.4 Iave=200m  
Vpk=75 tt=20n BV=100 IBV=0.1u)
```

The breakdown voltage has been set to 100V as per the 1N4148 datasheet.



2.2

Voltage Plots Obtained:



V_{n001} – Input sinusoid, V_{n002} - Output sinusoid

The above plot expresses the working of a half wave rectifier.


As we can clearly see, the circuit only allows the upper half of the input sinusoidal wave to pass through, due to the diode under reverse bias condition during the negative half of the sinusoid. This gives the circuit the name “half wave rectifier”.

There is also a significant reduction in the amplitude of the output sinusoid as compared to the input sinusoid. This is due to the cut-in voltage of the diode, which clips the sinusoids as below the cut-in voltage the diode does not conduct. In an ideal diode, this reduction in amplitude will be absent.

The output voltage is zero when the input sinusoid is in the negative half. This can be mitigated using filler circuits (ex: Capacitors in parallel). The filler circuits can also reduce the pulsating nature of the output.

2.3

Voltage Plots Obtained:



V_{n001} – Input sinusoid, V_{n002} - Output sinusoid

The above plot expresses the working of a full wave bridge rectifier.

The circuit rectifies both halves of the input sinusoid, creating a pulsating voltage. The pulsating nature can be reduced by using filter circuits.

There is also a significant reduction in the amplitude of the output sinusoid as compared to the input sinusoid. This is due to the cut-in voltage of the 2 diodes the current passes through during each half, which clips the sinusoids as below the cut-in voltage, the diode does not conduct. In ideal diodes, this reduction in amplitude will be absent.

3.1

Any carrier that is injected into a semiconductor can either drift, diffuse or recombine.

- If a carrier either drifts or diffuses, it must leave the point of injection. Therefore, KCL will hold for those carriers.
- If a carrier recombines with a carrier of the opposite polarity, it still represents a movement of charge, as that opposite carrier has to come in from the opposite direction, which constitutes a current in the same direction as that of the injection.

Therefore, KCL still holds during localized injection of carriers.