

# EC2.204

# Introduction to Processor Architecture (IPA)

Spring 2026

## Lecture – 01

- ✓ Coursework logistics
- ✓ Introduction to IPA



05<sup>th</sup> Jan 2026

# About Instructor

## Priyesh Shukla

**Assistant Professor, IIIT Hyderabad (April 2025 – current)**

Head of Sustainable, Advanced and Robust Computing Systems (SARCS) Research Group  
Center for VLSI and Embedded Systems Technology (CVEST), and Computer Systems Group (CSG)  
[priyesh.shukla@iiit.ac.in](mailto:priyesh.shukla@iiit.ac.in)

### Past experience

**Chief Engineer (Advanced Research Group), Samsung Research – Bangalore (2022 – 2025)**  
**Research Co-op at Bose Corporation - Massachusetts (2022) & Qualcomm - San Diego (2020)**  
**Engineer, Qualcomm – Bangalore (2017-18)**

### Education

**Doctor of Philosophy** in Electrical and Computer Engineering from **University of Illinois, Chicago, USA**

**Master of Engineering** in Microelectronics from **BITS-Pilani**

**Bachelor of Engineering (Hons.)** in Electrical and Electronics from **BITS-Pilani**



# Coursework Logistics

# Course Pre-requisites

**Digital Design** (Digital Systems and Microcontrollers)

**Hardware Description Language (HDL)** – Verilog/VHDL

**C/Cpp programming** – preferred

# Lectures and Tutorials

- Lectures: 2pm to 3:25pm (Every Monday and Thursday)
- Tutorials: Weekly (TBA)
  - ✓ For project discussions
  - ✓ Clarification of doubts from lectures (if any)
- All communications will be through Moodle

# Course material

## Reference book

Computer Architecture: A Quantitative Approach by *Patterson, Hennessy and Kozyrakis* 7<sup>th</sup> edition (6<sup>th</sup> ed. works too)

## Links

<https://riscv.org/>

<https://github.com/riscv/learn>

<https://riscv.org/community/training/>

# Grading plan

Type of Evaluation	Weightage (in %)
Quiz-1	10
End Sem Exam	30
Project	60

**A few Assignments may be floated** - adjusted within project component

# Project


- **RISC-V Processor Design**
- **3 students per group**
- More details to be shared soon...




# Course introduction and overview

# Fundamental building block of modern computers

<https://www.youtube.com/watch?v=Q5paWn7bFg4>



**MOSFET**  
(introduced in 1959)



# Moore's law


Moore's Law: The number of transistors on microchips has doubled every two years

Moore's law describes the empirical regularity that the number of transistors on integrated circuits doubles approximately every two years. This advancement is important for other aspects of technological progress in computing – such as processing speed or the price of computers.


Our World  
in Data

## Transistor count

50,000,000,000



## Gordon Moore (Intel)




Data source: Wikipedia ([wikipedia.org/wiki/Transistor\\_count](https://wikipedia.org/wiki/Transistor_count))

[OurWorldinData.org](https://ourworldindata.org) – Research and data to make progress against the world's largest problems.

Licensed under [CC-BY](#) by the authors Hannah Ritchie and Max Roser.



# Microprocessor revolution

Era	Key Milestones	Architecture/Tech	Clock Speed	Transistors	Trends
1970s	Intel 4004 (1971) Intel 8086 (1978)	4-bit → 16-bit	~0.7–10 MHz	2,300–29,000	Birth of microprocessors
1980s	Intel 80286, 80386 Motorola 68000	16-bit → 32-bit	~10–40 MHz	~134K–275K	Desktop revolution
1990s	Pentium, PowerPC	Superscalar, MMX	60 MHz → 1 GHz	~1M–42M	Increased parallelism
2000s	Intel Core, AMD Athlon Multicore chips	64-bit, Dual-Core	1–3 GHz	~42M–820M	Multicore shift
2010s	Intel i-series, AMD Ryzen, ARM in mobile	Up to 64-core (server)	1.5–5 GHz	~1B–10B+	Efficiency, mobile power
2020s	Apple M1/M2, AMD Ryzen 7000, Intel Core Ultra	Heterogeneous (big.LITTLE), AI accelerators	2–5+ GHz	10B–100B+	AI, power efficiency, chiplets






# Memory and cost



## Historical price of computer memory and storage

This data is expressed in US dollars per terabyte (TB), adjusted for inflation. "Memory" refers to random access memory (RAM), "disk" to magnetic storage, "flash" to special memory used for rapid data access and rewriting, and "solid state" to solid-state drives (SSDs).



Data source: John C. McCallum (2023); U.S. Bureau of Labor Statistics (2024)

OurWorldinData.org/technological-change | CC BY


Note: For each year, the time series shows the cheapest historical price recorded until that year. This data is expressed in constant 2020 US\$.

# Computational capacity

## Computational capacity of the fastest supercomputers

The number of floating-point operations<sup>1</sup> carried out per second by the fastest supercomputer in any given year. This is expressed in gigaFLOPS, equivalent to  $10^9$  floating-point operations per second.


Our World  
in Data



Frontier (ORNL)



El Capitan (LLNL)



Data source: Dongarra et al. (2024)

OurWorldinData.org/technological-change | CC BY

**1. Floating-point operation** A floating-point operation (FLOP) is a type of computer operation. One FLOP represents a single arithmetic operation involving floating-point numbers, such as addition, subtraction, multiplication, or division.


# Slowdown of Moore's law and Price Rise

## Moore's law evolution: the next decade

System scaling to satisfy the need for performance and energy consumption



ASML

Slide 13  
29 Sept. 2021



Sources: <sup>1</sup>Karl Rupp, <sup>2</sup>ASML data and projection using Rupp, <sup>3</sup>Mark Liu, TSMC, normalized to transistor EEP in 2005.

Public



**Moore's law is slowing down but computational demand continues...**

**Even if performance is achieved by system scaling, cost increases...**

**No longer meaningful and attractive for ordinary consumers!**

THE FUTURE OF COMPUTING

# Computer Architecture in the Post-Moore Era

Evolution, Challenges, and Opportunities in Modern Processor Design





# The Foundation: Moore's Law & Dennard Scaling



## MOORE'S LAW

Transistor count in integrated circuits doubles approximately every **two years**



## DENNARD SCALING

As transistors shrink, voltage scales down, keeping **power density constant**

## IMPACT

Together, these principles drove **40 years** of exponential performance growth

# | The End of an Era

~2006

> DECADE AGO

## Dennard Scaling Ends

Power density no longer stays constant as transistors shrink. Heat dissipation becomes the primary constraint.

Recent

SLOWDOWN

## Moore's Law Slowing

Physical limitations and economic factors now constrain further transistor scaling.



### Physical Limits

Quantum effects at atomic scales



### Economic Factors

Exponentially rising fab costs



### Thermal Wall

Heat management challenges

# The Solution: Domain-Specific Architectures

PERFORMANCE BENEFIT


## 3+ Generations

Equivalent to three or more generations of Moore's Law

### WHY NOW?


- General-purpose performance gains are slowing
- Custom architectures won't be obsoleted quickly
- Diverse applications need specialized solutions

### KEY APPLICATION DOMAINS




#### Deep Neural Networks and GenAI

High computation, lower precision. Separate architectures for inference vs. training.



#### Image Processing

High computation, lower precision. Critical for mobile devices where power is limited.



#### FPGA Accelerators

Reprogrammable for various domains. Ideal for irregular, frequently updated apps.

# | Beyond Moore's Law: New Technologies

Heterogeneous scaling and emerging technologies provide capabilities beyond traditional transistor scaling



## 2.5D Stacking

Vertically integrated chip packages with high-bandwidth interconnects between layers



## New NV Memories

Emerging nonvolatile memory technologies bridging the gap between DRAM and storage



## Optical Interconnects

Light-based communication for high-bandwidth, low-latency data transfer

**Key Insight:** Fundamental design decisions must be reexamined from first principles to effectively utilize these technologies

Students and practitioners need expertise in both traditional and emerging techniques

# Open Source Architecture: RISC-V



OPEN STANDARD ISA

The sixth edition updates all examples to use the RISC-V instruction set architecture

## WHY OPEN SOURCE NOW?

With Moore's Law slowing, implementations have **longer lifetimes**, giving open-source architectures more time for optimization.

## ADVANTAGES OF OPEN-SOURCE ARCHITECTURES

### Extended Lifetime

Slower scaling means implementations remain competitive longer

### Continued Optimization

Community-driven refinement improves quality implementations

### Educational Value

Hands-on experience with real architecture, no licensing barriers

### Industry Adoption

Growing ecosystem of tools, compilers, and implementations

# An Exciting Era for Computer Architecture

*"This is the most exciting time in computer architecture since the industrial exploitation of instruction-level parallelism in microprocessors 25 years ago."*

## KEY TAKEAWAYS



### Domain-Specific is Key

Custom architectures now outperform general-purpose for specific workloads



### Open Source Rising

RISC-V and open architectures have longer viable lifetimes



### New Technologies

2.5D stacking, NV memories, and optical interconnects expand possibilities



### First Principles

Fundamental design decisions must be reexamined in this new era



## Textbook: The Sixth Edition and beyond

Updated for the post-Moore era with new chapters on domain-specific architectures





# Processing Chip – Die Shots



Apple M1 Max

*Thank you!*



INTERNATIONAL INSTITUTE OF  
INFORMATION TECHNOLOGY

---

HYDERABAD