Report

Name: Soi charan Rely Pulicherla

For a full adder with inputs a' and b' and corryein as (cin', The output sum = a & b & Cin

output carry = a.b+(b+a)cin
(ciout)

- · carry is generated(g) when a=b=1
- · corry is propagated(p) when -a+b=1

For m-bit order with LSB findexed as a and MSR as org ith bit accepts ci as ifp carry and produces cirl as of pearly We can express the off of 1th stage or.

$$C_{i+1} = C_{i+1} \cdot C_{i-1} \cdot C_{i$$

=) 
$$C_{1}^{2}+1=G_{1,1-1}^{2}+P_{1,1-1}^{2}-C_{1-1}^{2}$$

assuming

 $G_{1,1-2}^{2}-3=G_{1,1-1}^{2}+P_{1,1-1}^{2}-3$ 
 $G_{1,1-2,1-3}^{2}$ 

=) Ci+1 = Gi,i-2+Pi,i-2(i-3. - assuming unit delay for each computation computation of G; total, Gi, i-1, Gi, i-3 takes \$,283 their computing of final carry est of 'n' bit adder takes. Togn as delay. We can calculate sum of each Rage as S;= R;Gb; DC; = PI & CI  $\begin{array}{c|c}
\hline
P^2 \\
\hline
P^$ 2 nd
2 older
terms P<sup>2</sup>(3,0) 300 P3/38 term P31,24 | P4 23,16 | P15,8 | P4,0 ethorber ferms 7 p5 15,0 5th order 6th order. each istage is carry of

 $c_{1} = G_{0}^{1} + G_{0}^{1} c_{0}$ ,  $c_{2} = G_{1,0}^{1} + P_{1,0}^{2} c_{0}$  $c_{4} = G_{3,0}^{2} + P_{3,0}^{2} c_{0}$ ,  $c_{8} = G_{3,0}^{2} + P_{3,0}^{2} c_{0}$  etc.

References's Proof. Dinesh sharama lectures - III Bombay