

SRI HARI A S

sriharas2204@gmail.com

FPGA-Optimized Otsu Thresholding Algorithm

Abstract :

This report presents a high-performance, synthesizable System-Verilog implementation of Otsu's Thresholding Algorithm. By utilizing a Finite State Machine (FSM) and optimized arithmetic units, the design achieves bit-perfect accuracy compared to software-based models while maintaining a low resource footprint.

Introduction to Otsu's Algorithm :

Otsu's method is used to perform automatic image thresholding. It involves:

1. Calculating the histogram of the image.
2. Iterating through all possible threshold values (0-255).
3. Maximizing the between-class variance (σ_b^2):

$$N = \text{total pixels}$$

$$S = \sum i \cdot h(i) (\text{total image intensity})$$

$$w_B = \sum_{i \leq t} h(i)$$

$$s_B = \sum_{i \leq t} i \cdot h(i)$$

Then:

$$\mu_B = \frac{s_B}{w_B}, \mu_F = \frac{S - s_B}{N - w_B}$$

Plug into Otsu:

$$\sigma^2(t) = w_B(N - w_B) \left(\frac{s_B}{w_B} - \frac{S - s_B}{N - w_B} \right)^2$$

Hardware Architecture :

The design is implemented using a 6-state FSM:

- **IDLE:** Wait for start signal.
- **CLEAR:** Initialize Histogram RAM to zero.
- **BUILD:** Stream pixels and increment histogram bins.
- **SUM:** Calculate total intensity sum of the image.

- **OTSU:** Iterate 256 cycles to find the maximum variance.

- **DONE:** Assert completion and output the threshold.

Key Implementation Challenges :

Arithmetic Overflow: Standard 32-bit registers fail during the squaring of variance components. The design utilizes 48-bit intermediate products and 64-bit metric registers.

Normalization: To avoid 90-bit multipliers, the variance numerator is scaled via bit-shifting (\$>> 12\$) before squaring, preserving the "peak" of the function while fitting within hardware limits.

Timing Alignment: A delayed address register (`addr_delayed`) was implemented to synchronize the FSM's threshold index with the non-blocking updates of the weight and sum registers.

Verification Methodology :

Verification was conducted using a co-simulation approach:

- **Software Model:** Python + OpenCV served as the "Golden Reference."

- **Data Conversion:** Images were flattened into hexadecimal format using a custom script.

- **RTL Simulation:** The System-Verilog testbench processed a 512 - times - 512 - image, asserting the `done` signal upon calculation completion.

Results :

The screenshot shows a code editor with a Python script and a terminal window. The script performs the following steps:

- Imports cv2 and os.
- Gets the directory where the script is located.
- Specifies filenames: input_filename and output_filename.
- Loads the image in grayscale.
- If the image is None, prints an error message. Otherwise, resizes it to 512x512.
- Saves the image to a hex file (output_filename).
- Performs a binary threshold operation using cv2.THRESH_BINARY + cv2.THRESH_OTSU.
- Prints the success message and the OpenCV (Golden) threshold value.


The terminal window shows the execution of the script and its output:

```
PROBLEMS OUTPUT TERMINAL
> > < TERMINAL
Success! Hex file saved at: g:\Assignments\7th Sem\Project-1\Work\image_in.hex
OpenCV (Golden) Threshold: 86.0
(.venv) PS G:\Assignments\7th Sem\Project-1\Work> python -u "g:\Assignments\7th Sem\Project-1\Work\work.py"
Success! Hex file saved at: g:\Assignments\7th Sem\Project-1\Work\image_in.hex
OpenCV (Golden) Threshold: 86.0
(.venv) PS G:\Assignments\7th Sem\Project-1\Work>
```

```

ModelSim> vsim -gui work.otsu_tb
# vsim -gui work.otsu_tb
# Start time: 20:09:17 on Dec 30, 2025
# Loading sv_std.std
# Loading work.otsu_tb
# Loading work.otsu_thresholding_fpga
add wave -position insertpoint sim:/otsu_tb/*
VSIM 39> run
# [2665000] Streaming 262144 pixels...
# -----
# Hardware Threshold Found: 86
# -----
# ** Note: $finish      : G:/Assignments/Kineton/Codes/otsu_tb.sv(78)
#   Time: 2629345 ns  Iteration: 1  Instance: /otsu_tb
# l

```



Conclusion :

The implementation successfully finds the optimal threshold for various bimodal images. The design is ready for integration into larger Image Processing pipelines for ASICs or FPGAs.