

SRI HARI A S

sriharias2204@gmail.com

FPGA-Optimized Otsu Thresholding Algorithm

Abstract :

This report presents a high-performance, synthesizable System-Verilog implementation of Otsu's Thresholding Algorithm. By utilizing a Finite State Machine (FSM) and optimized arithmetic units, the design achieves bit-perfect accuracy compared to software-based models while maintaining a low resource footprint.

Introduction to Otsu's Algorithm :

Otsu's method is used to perform automatic image thresholding. It involves:

1. Calculating the histogram of the image.
2. Iterating through all possible threshold values (0-255).
3. Maximizing the between-class variance (σ_b^2):

$$\begin{aligned} N &= \text{total pixels} \\ S &= \sum i \cdot h(i) \text{ (total image intensity)} \\ w_B &= \sum_{i \leq t} h(i) \\ s_B &= \sum_{i \leq t} i \cdot h(i) \end{aligned}$$

Then:

$$\mu_B = \frac{s_B}{w_B}, \mu_F = \frac{S - s_B}{N - w_B}$$

Plug into Otsu:

$$\sigma^2(t) = w_B(N - w_B) \left(\frac{s_B}{w_B} - \frac{S - s_B}{N - w_B} \right)^2$$

Hardware Architecture :

The design is implemented using a 6-state FSM:

- **IDLE:** Wait for start signal.
- **CLEAR:** Initialize Histogram RAM to zero.
- **BUILD:** Stream pixels and increment histogram bins.
- **SUM:** Calculate total intensity sum of the image.

- ****OTSU:**** Iterate 256 cycles to find the maximum variance.
- ****DONE:**** Assert completion and output the threshold.

Key Implementation Challenges :

Arithmetic Overflow: Standard 32-bit registers fail during the squaring of variance components. The design utilizes 48-bit intermediate products and 64-bit metric registers.

Normalization: To avoid 90-bit multipliers, the variance numerator is scaled via bit-shifting ($\$ \gg 12\$$) before squaring, preserving the "peak" of the function while fitting within hardware limits.

Timing Alignment: A delayed address register (``addr_delayed``) was implemented to synchronize the FSM's threshold index with the non-blocking updates of the weight and sum registers.

Verification Methodology :

Verification was conducted using a co-simulation approach:

- **Software Model:** Python + OpenCV served as the "Golden Reference."
- **Data Conversion:** Images were flattened into hexadecimal format using a custom script.
- **RTL Simulation:** The System-Verilog testbench processed a 512 - times - 512 - image, asserting the ``done`` signal upon calculation completion.

Results :

```

4627 import cv2
4628 import os
4629
4630 # Get the directory where this script is located
4631 current_dir = os.path.dirname(os.path.abspath(__file__))
4632
4633 # Specify filenames
4634 input_filename = os.path.join(current_dir, 'image.png')
4635 output_filename = os.path.join(current_dir, 'image_in.hex')
4636
4637 # 1. Load image
4638 img = cv2.imread(input_filename, cv2.IMREAD_GRAYSCALE)
4639
4640 if img is None:
4641     print(f"Error: Could not find {input_filename}")
4642 else:
4643     img = cv2.resize(img, (512, 512))
4644
4645     # 2. Save to Hex
4646     with open(output_filename, 'w') as f:
4647         for pixel in img.flatten():
4648             f.write(f"{pixel:02x}\n")
4649
4650     # 3. Golden Threshold
4651     val, _ = cv2.threshold(img, 0, 255, cv2.THRESH_BINARY + cv2.THRESH_OTSU)
4652     print(f"Success! Hex file saved at: {output_filename}")
4653     print(f"OpenCV (Golden) Threshold: {val}")
4654

```

PROBLEMS OUTPUT **TERMINAL**

```


> > > TERMINAL
Success! Hex file saved at: g:\Assignments\7th Sem\Project-1\Work\image_in.hex
OpenCV (Golden) Threshold: 86.0
(.venv) PS G:\Assignments\7th Sem\Project-1\Work> python -u "g:\Assignments\7th Sem\Project-1\Work\work.py"
Success! Hex file saved at: g:\Assignments\7th Sem\Project-1\Work\image_in.hex
OpenCV (Golden) Threshold: 86.0
(.venv) PS G:\Assignments\7th Sem\Project-1\Work>

```

```

ModelSim> vsim -gui work.otsu_tb
# vsim -gui work.otsu_tb
# Start time: 20:09:17 on Dec 30, 2025
# Loading sv_std.std
# Loading work.otsu_tb
# Loading work.otsu_thresholding_fpga
add wave -position insertpoint sim:/otsu_tb/*
VSIM 39> run
# [2665000] Streaming 262144 pixels...
# -----
# Hardware Threshold Found: 86
# -----
# ** Note: $finish      : G:/Assignments/Kineton/Codes/otsu_tb.sv(78)
#      Time: 2629345 ns  Iteration: 1   Instance: /otsu_tb
# 1

```



Conclusion :

The implementation successfully finds the optimal threshold for various bimodal images. The design is ready for integration into larger Image Processing pipelines for ASICs or FPGAs.