Day 23 Topic: Verilog codes for SIPO Register Using Cadence (Xcelium)

## SIPO (Serial-In Parallel-Out) Register

A SIPO register is a type of shift register where data enters serially (one bit at a time) and comes out in parallel (all bits together).

It uses a series of flip-flops connected in sequence and a common clock. Each clock pulse shifts the input bit into the next flip-flop. After all bits are entered, the data is available simultaneously at all outputs.

## **Key Points**

- Input: Serial (one bit at a time).
- Output: Parallel (all bits at once).
- Clock: Common for all flip-flops.
- Storage Capacity: Equal to the number of flip-flops.

## Example

If the serial input data is 1, 0, 1, 1, after four clock pulses the register holds 1 0 1 1, and all bits appear together at the parallel outputs.


### • 1.1) Design Code

#### • 1.2) Test Bench Code


tb.v

```
// Testbench: SIPO Shift Register
module tb sipo shift register;
    reg clk;
    reg reset;
    reg serial in;
    wire [3:0] parallel out;
    // Instantiate DUT
    sipo shift register uut (
        .clk(clk),
        .reset(reset),
        .serial in(serial in),
        .parallel out(parallel out)
    );
    // Clock generation (10 ns period)
    always #5 clk = ~clk;
    initial begin
        // Initialize
        clk = 0;
        reset = 1;
        serial in = 0;
        #10 reset = 0;
        // Apply serial input bits
        serial in = 1; \#10; // bit 1
        serial_in = 0; #10; // bit 2
        serial in = 1; \#10; // bit 3
        serial in = 1; \#10; // bit 4
        // Observe parallel output
        #20;
        $finish;
    end
endmodule
```

# • 1.3) Schematic



## • 1.4) Wave Forms



## **Applications**

- Serial-to-Parallel conversion (used in data communication).
- Microprocessor systems to receive serial data and process it in parallel form.
- Data storage and temporary registers.