SISO (Serial-In Serial-Out) Register

A SISO register is a type of shift register where data enters and leaves serially, i.e., one bit at a time.

It is made up of a series of flip-flops connected in a chain, and all flip-flops share the same clock signal.

On each clock pulse, the data in each flip-flop shifts to the next one, and finally, the last flip-flop gives the serial output.

So, data moves through the register bit by bit with each clock pulse.

Key Points

- Serial Input: Data enters one bit at a time.
- Serial Output: Data exits one bit at a time.
- Common Clock: Controls the shifting of bits.
- Storage Capacity: Equal to the number of flip-flops.

Example

If the input bits are 1, 0, 1, 1, each clock pulse moves the bits through the flip-flops until they appear at the output.


• 1.1) Design Code

```
tb.v
// Testbench: SISO Shift Register
module tb_siso_shift_register;
    reg clk;
     reg reset;
    reg serial in;
    wire serial out;
    // Instantiate DUT (Design Under Test)
    siso shift register uut (
         .clk(clk),
         .reset(reset),
         .serial in(serial in),
         .serial out(serial out)
     );
    // Clock generation: 10ns period
    always \#5 clk = \simclk;
    initial begin
         // Initialize signals
         clk = 0;
         reset = 1;
         serial in = 0;
         #10 reset = 0;
         // Apply serial input bits
         serial in = 1; \#10; // shift in 1
         serial_in = 0; #10;  // shift in 0
serial_in = 1; #10;  // shift in 1
serial_in = 1; #10;  // shift in 1
         serial in = 0; #10; // shift in 0
         // Wait and finish simulation
         #<mark>30</mark>;
```

\$finish;

end endmodule

• 1.3) Schematic



• 1.4) Wave Forms



Applications

- Used in serial communication (sending or receiving data bit by bit).
- Acts as a time delay element.
- Used for temporary data storage and data shifting.