# **Synchronous Up Counter**

A Synchronous Up Counter is a counter in which all flip-flops are triggered by the same clock signal simultaneously.

This means all flip-flops change state together on each clock pulse, making the counting process synchronized and faster compared to an asynchronous counter.

# **Key Points**

- All flip-flops share a common clock input.
- The count increases  $(000 \rightarrow 001 \rightarrow 010 \rightarrow ... \rightarrow 111)$  with each clock pulse.
- The next state of each flip-flop depends on the current states of the previous flip-flops.
- No ripple delay, so operation is fast and reliable.
- Usually built using JK or T flip-flops.

## **Example: 3-bit Synchronous Up Counter**


Clock Pulses	Q2	Q1	Q0
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	1
4	1	0	0
5	1	0	1
6	1	1	0
7	1	1	1

```
syn up counter.v
```


#### • 1.2) Test Bench Code

```
tb.v
module tb sync up counter 4bit;
    reg clk, reset;
    wire [3:0] q;
    sync up counter 4bit uut (.clk(clk), .reset(reset), .q(q));
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    initial begin
        reset = 1; \#10;
        reset = 0;
        #200 $finish;
    end
    initial begin
        $monitor("Time=%0t | Q=%b", $time, q);
    end
endmodule
```

# • 1.3) Schematic



## • 1.4) Wave Forms



## **Applications**

- Digital clocks and timers
- Frequency dividers
- Control circuits in digital systems
- Counters in processors and microcontrollers