

**QUESTION PAPER**

**Name of the Examination: CAT-2 (Fall Semester 2023-2024)**

**Course Code: ECE2002**

**Course Title: computer architecture and organization**

**Slot: 01**

**Date of Exam: 17/10/2023 (AN)**

**Duration: 90 min**

**Total Marks: 50 (C2)**

**Instructions:**

1. Assume data wherever necessary.
2. Any assumptions made should be clearly stated.

Q1. The 16 data bytes are stored from memory location 1000H to 100FH. Write 8086 assembly language programming (ALP) to transfer the data byte in reverse order to the new memory location 2001H to 200FH. (10M)

Q2. Draw and describe the functional block diagram of 8086 microprocessor and describe instructional queue in detail (15M)

Q.3 What are the different addressing modes used in the 8086 microprocessor? Discuss each with a suitable example. (15M)

Q.4 Explain the concept of segmented memory? What are its advantages? (10M)

Q. No.	Module Number	CO Mapped	PO Mapped	PEO Mapped	PSO Mapped	Marks
Q1	3	3	1	1	1	10
Q2	3	3	1	2	1	15
Q3	3	3	2	2	2	15
Q4	3	3	2	3	3	10



## QUESTION PAPER

Name of the Examination: CAT (FALL 2023-2024) - II

Course Code: ECE2002

Course Title: Computer Organization and Architecture

Set No: 05

Date of Exam: 17/10/2023 (FN) (CI)

Duration: 90 min

Total Marks: 50

### Instructions:

1. Assume data wherever necessary.
2. Any assumptions made should be clearly stated.

**Q1.** Draw the architectural representation of the 8086 microprocessor. Discuss the functions performed by the Bus interface unit and an Execution unit. Calculate the Physical address. The value of Code Segment (CS) Register is 4042H and the value of different offsets is as follows: BX: 2025H , IP: 0580H , DI: 4247H. Calculate the effective address of the memory location pointed by the CS register. (15M)

**Q2.** Explain the various addressing modes used for sequential flow control of instructions in 8086 microprocessor with suitable examples. (15M)

**Q3.** The 8 data bytes are stored from memory location E000H to E007H. Write 8086 assembly language programming (ALP) to transfer the block of data to the new location B001H to B008H. (10M)

**Q4.** Explain the instructions used in the following program and describe the result of each of the instructions. (10M)

```
MOV AL, 69H
MOV BH, 85H
AND AL, BH
MUL BL
MOV DI, 505BH
MOV [DI], AL
INC DI
MOV [DI], AH
XOR BH, AH
```

**Name of the Examination: Continuous Assessment Test - II (CAT -II)**

**Winter Semester 2023-2024**

**Course Code:** ECE2002

**Course Title:** Computer Organization and Architecture

**Set number:** 06

**Date of exam:** 18/10/2023 (An) (D2)

**Duration:** 90 mins

**Total Marks:** 50

**Instructions:**

1. Assume data wherever necessary.
2. Any assumptions made should be clearly stated.

- Q1. What is the role of segment registers in 8086 microprocessor architecture? Explain different segment registers with neat architectural diagram. If the code segment is started with 2034H address and the offset address is F231H, what is the value of physical address. [15]
- Q2. Explain the status of each register and corresponding status flags after execution of each instruction of the following program [10]
- ```

MOV AX, 1000H
MOV CX, 2000H
RCL AX, 4
MOV BX, CX
RCR BX, 3
ADD AX, BX

```
- Q3. Write a program to sort five 8-bit numbers stored in a data array in ascending order using 8086 assembly language programming. [10]
- Q4. Explain different addressing modes of 8086 microprocessors with suitable examples. [15]

**QP Mapping**

| Q. No. | Module Number | CO Mapped | PO Mapped  | PEO Mapped | PSO Mapped | Marks |
|--------|---------------|-----------|------------|------------|------------|-------|
| Q1     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 15    |
| Q2     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 10    |
| Q3     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 10    |
| Q4     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 15    |

**Name of the Examination: Continuous Assessment Test - II (CAT –II)**

**Winter Semester 2023-2024**

**Course Code:** ECE2002

**Course Title:** Computer Organization and Architecture

**Set number:** 07

**Date of exam:** 16/10/2023 (Fri) (B1)

**Duration:** 90 mins

**Total Marks:** 50

**Instructions:**

1. Assume data wherever necessary.
2. Any assumptions made should be clearly stated.

|     |                                                                                                                                                                                                                                                                                |      |
|-----|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Q1. | Explain the concept of segmented memory? What are its advantages?                                                                                                                                                                                                              | [15] |
| Q2. | <p>What will be the content of AX register, and which flag(s) will be set if you execute the below program?</p> <pre> MOV AX, 5 SUB AX, 3 CMP AX, 0 JZ zero_flag_set JS sign_flag_set NOP HLT zero_flag_set:     MOV AH, 2     HLT sign_flag_set:     MOV AH, 5     HLT </pre> | [10] |
| Q3. | Write a program in 8086 assembly language to add two 8-bit numbers. The two 8-bit numbers are stored in memory locations 1000H and 1001H. After addition store the result in memory location 1002H.                                                                            | [10] |
| Q4. | What do you mean by addressing mode? What are the different addressing modes supported by 8086?                                                                                                                                                                                | [15] |

**QP Mapping**

| Q. No. | Module Number | CO Mapped | PO Mapped  | PEO Mapped | PSO Mapped | Marks |
|--------|---------------|-----------|------------|------------|------------|-------|
| Q1     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 15    |
| Q2     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 10    |
| Q3     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 10    |
| Q4     | 3             | 4,5       | 1, 2, 3, 5 | 1          | 1          | 15    |

### QUESTION PAPER

**Name of the Examination: CAT-2 (FALL 2023-2024)**

**Course Code:** ECE2002      **Course Title:** Computer Organization and Architecture  
**Set number:** 06      **Date of exam:** 18/10/2023 (Fri) (OD)  
**Duration:** 90 mins      **Total Marks:** 50

**Instructions:**

1. Assume data wherever necessary.
2. Any assumptions made should be clearly stated.

|     |                                                                                                                                                                                                                                                                                                                                                                                                 |      |
|-----|-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------|
| Q1. | Explain the purpose and types of registers in the 8086 microprocessor, and how they are used in instruction execution and data manipulation?                                                                                                                                                                                                                                                    | [10] |
| Q2. | What are addressing modes in computer architecture, and why are they important for effective programming? Provide explanations for different addressing modes commonly used in microprocessors. For each addressing mode, give a detailed example of how it is used in an assembly language instruction for the 8086 microprocessor, along with the corresponding memory or register addresses. | [15] |
| Q3. | Explain the following instructions with suitable examples.<br>1. MOV, 2. MOVSB, 3. CMP, 4. ROR, 5. RCR, 6. ROL, 7. RCL, 8. JGE, 9. JC, 10. LODSB                                                                                                                                                                                                                                                | [10] |
| Q4. | Write an assembly language program for the 8086 microprocessor to find the maximum value among a set of 8-bit unsigned integers stored in memory at five consecutive addresses starting from 2000:3000.                                                                                                                                                                                         | [15] |

### QP Mapping

| Q. No. | Module Number | CO Mapped | PO Mapped | PEO Mapped | PSO Mapped | Marks |
|--------|---------------|-----------|-----------|------------|------------|-------|
| Q1     | 1             | 1         | 1, 2, 3   |            |            | 10    |
| Q2     | 1             | 1         | 1, 2, 3   |            |            | 15    |
| Q3     | 2             | 2         | 1, 2, 3   |            |            | 10    |
| Q4     | 2             | 2         | 1, 2, 3   |            |            | 15    |

**QUESTION PAPER**

**Name of the Examination: Fall 2023-24 Semester – CAT-2**

**Course Code: ECE2002**

**Course Title: Computer Organization and Architecture**

**Set number: 10**

**Date of Exam: 16/10/2023 (An) (B2)**

**Duration: 90 mins**

**Total Marks: 50**

**Instructions:**

1. Assume data wherever necessary.
2. Any assumptions made should be clearly stated.

**Q1. Explain about all the four control transfer addressing modes with suitable examples. (10M)**

**Q2. Write a program for 8086 microprocessor to check whether the data coming from the port having address 7789h is same as the value in AL register. If both the values are same, send the value 0000h to the port having address 34EFh. If both the values are not same, send the value FFFFh to the same above port. (15M)**

**Q3. The 8086 microprocessor executes the following program. Find out the values of all the flags at the end of the program execution. Also, show the values of the registers after each instruction execution. (10M)**

MOV AX, 3C49H

MOV BX, 2F18H

ADD AX, BX

MUL BL

SUB AX, BX

DIV BH

ADD AX, BX

**Q4. Explain about stack of 8086. With suitable examples and diagrams, explain the PUSH and POP instructions? (15M)**

**QP MAPPING**

| Q. No. | Module Number | CO Mapped | PO Mapped  | PEO Mapped | PSO Mapped | Marks |
|--------|---------------|-----------|------------|------------|------------|-------|
| Q1     | 3             | 3         | 1, 2, 3, 5 | 1          | 1          | 10    |
| Q2     | 3             | 3         | 1, 2, 3, 5 | 1          | 1          | 15    |
| Q3     | 3             | 3         | 1, 2, 3, 5 | 1          | 1          | 10    |
| Q4     | 3             | 3         | 1, 2, 3, 5 | 1          | 1          | 15    |