Course Code:ECE2002	Course Title: Computer Organization TPC 4 0 4		
¥7 * \$1	and Architecture		
Version No.	2.0		
Course Pre-requisites/ Co-requisites	ECE1003		
anti-requisites (if any).	None		
Objectives:  Expected Course Outcome:	<ol> <li>To understand the structure, function and characteristics of computer systems along with number systems and arithmetic</li> <li>To understand the design of the various functional units and components of computers with their significance</li> <li>To identify the elements of modern instructions sets and their impact on processor design</li> <li>On completion of the course, students will have the ability to</li> <li>Apply different formats of data representation and number systems</li> <li>Analyse various algorithms to perform any signed and unsigned arithmetic operations</li> <li>Build assembly language programs for specific applications by understanding the fundamentals of microprocessor</li> <li>Design the control unit and identify the importance of different types of control units</li> <li>Outline the memory hierarchy, draw the importance of cache memory and construct the different types of cache mapping techniques</li> <li>Describe the pipelined and parallel processors and their significance</li> </ol>		

	COs Mapping with POs and	<b>PEOs</b>	
	Course Outcome Statement	PO's / PEO's	
CO1	Apply different formats of data representation and number systems. PO1, PO2, PO3		PO3
CO2	Assemble a simple computer with hardware design including data format, instruction format, instruction set, addressing modes, and bus structure.	PO1, PO2, I	PO3
CO3	Understand the hierarchy of Memory and cache memory mapping techniques	PO1, PO2, P	PO3, PO5
CO4	Design and analyse Arithmetic/Logic unit, control unit, data, instruction and address flow.	PO1,PO2,P	O3, PO5
CO5	Design simple assembly language programs that make appropriate use of a registers and memory.	PO1, PO2, I	PO3
CO6	Understand parallel and super scalar processors	PO1, PO2, I	OURS OF
		INSTRUCT	

Module No. 1	Computer Evolution &	12 Hours			
	Arithmetic				
A Brief History of computers, Basic structures of Computers: Computer Architecture vs. Computer					
Organization, Functional units, Operational concepts, RISC vs CISC, Performance assessment,					
MIPS, Registers, Bus and Bus organization, Memory location and addresses, Fixed and Floating					
point numbers and operations, Signed numbers.					
Module No. 2	ALU	10 Hours			
Arithmetic: Integer Arithmetic, Addition					
of signed and unsigned numbers, 2's	<u> </u>				
Hardware Implementation, Array M	1	estoring and Non Restoring			
algorithms, Floating point operations.					
Module No. 3	I/O Organization	8 Hours			
Microprocessors, Instruction format,					
Programming, Stack, Subroutine, Interru	pt, Accessing I/O devices, Standard	I I/O Interfaces- RS-232C, IEEE-			
488, Interfacing concepts.					
Module No. 4	The Central Processing Unit	10 Hours			
Basic Processing Units: Fundamental con	neants Instruction Sequencing Eve	ecution cycle Hardwired control			
Micro programmed control.	neepts, instruction sequencing, Exc	ceution cycle, Hardwired control,			
where programmed control.					
Module No. 5	Memory Organization	10 Hours			
Memory System: Basic Concepts, Mem	• •				
mapping, cache coherence.		,			
Module No. 6	Parallel Organization	10 Hours			
Instruction level pipelining and Superscalar Processors, Multiple Processor Organizations, Closely and					
Loosely coupled multiprocessors system	ms, Symmetric Multiprocessors,	Clusters, UMA NUMA, Vector			
Computations.					
Text Books.					
1. William Stallings, Computer Organiza	ation and Architecture: Designing for	or Performance, Pearson			
Education, Tenth Edition, 2016. 2. M. Morris Mano, Rajib Mall, Computer System Architecture, Pearson Education Third Edition, 2017					
J I	er System Architecture, Pearson Ec	lucation Third Edition,2017			
References 1. Carl Hamacher, Zvonkovranesic, Safwat Zaky, Computer Organization, McGraw Hill, Fifth					
Edition,2011.  Mode of Evaluation	Continuous Assessment Tests an	d Final Assassment Test_60%			
	Continuous Assessment Tests and Final Assessment Test-60%, Practical Assessment and practice tests-40%				
	Continuous Assessment Te				
	Continuous Assessment Te				
	Final Assessment Test	20%			
	Practical Assessment (Min				
	Practice Tests	20%			
	Tractice Tests	20%			
Recommended by the Board of	03-05-2023				
•					
Studies on					
	10 <sup>th</sup> Academic Council held on 01.	06.2023			