

<b>Course Code:</b> ECE2002	<b>Course Title:</b> Computer Organization and Architecture	<b>TPC</b>	<b>4</b>	<b>0</b>	<b>4</b>
<b>Version No.</b>	<b>2.0</b>				
<b>Course Pre-requisites/ Co-requisites</b>	<b>ECE1003</b>				
<b>anti-requisites (if any).</b>	<b>None</b>				
<b>Objectives:</b>	<ol style="list-style-type: none"> <li>1. To understand the structure, function and characteristics of computer systems along with number systems and arithmetic</li> <li>2. To understand the design of the various functional units and components of computers with their significance</li> <li>3. To identify the elements of modern instructions sets and their impact on processor design</li> </ol>				
<b>Expected Course Outcome:</b>	<p>On completion of the course, students will have the ability to</p> <ol style="list-style-type: none"> <li>1. Apply different formats of data representation and number systems</li> <li>2. Analyse various algorithms to perform any signed and unsigned arithmetic operations</li> <li>3. Build assembly language programs for specific applications by understanding the fundamentals of microprocessor</li> <li>4. Design the control unit and identify the importance of different types of control units</li> <li>5. Outline the memory hierarchy, draw the importance of cache memory and construct the different types of cache mapping techniques</li> <li>6. Describe the pipelined and parallel processors and their significance</li> </ol>				

<b>COs Mapping with POs and PEOs</b>		
	<b>Course Outcome Statement</b>	<b>PO's / PEO's</b>
CO1	Apply different formats of data representation and number systems.	PO1, PO2, PO3
CO2	Assemble a simple computer with hardware design including data format, instruction format, instruction set, addressing modes, and bus structure.	PO1, PO2, PO3
CO3	Understand the hierarchy of Memory and cache memory mapping techniques	PO1, PO2, PO3, PO5
CO4	Design and analyse Arithmetic/Logic unit, control unit, data, instruction and address flow.	PO1, PO2, PO3, PO5
CO5	Design simple assembly language programs that make appropriate use of a registers and memory.	PO1, PO2, PO3
CO6	Understand parallel and super scalar processors	PO1, PO2, PO3, PO5
		<b>TOTAL HOURS OF INSTRUCTIONS: 60</b>

Module No. 1	Computer Evolution & Arithmetic	12 Hours
A Brief History of computers, Basic structures of Computers: Computer Architecture vs. Computer Organization, Functional units, Operational concepts, RISC vs CISC, Performance assessment, MIPS, Registers, Bus and Bus organization, Memory location and addresses, Fixed and Floating point numbers and operations, Signed numbers.		
Module No. 2	ALU	10 Hours
Arithmetic: Integer Arithmetic, Addition and Subtraction of signed and unsigned numbers, Multiplication of signed and unsigned numbers, 2's Complement method for multiplication, Booths Algorithm, Hardware Implementation, Array Multiplier, Integer Division, Restoring and Non Restoring algorithms, Floating point operations.		
Module No. 3	I/O Organization	8 Hours
Microprocessors, Instruction format, Instruction set, Addressing modes. Assembly Language Programming, Stack, Subroutine, Interrupt, Accessing I/O devices, Standard I/O Interfaces- RS-232C, IEEE-488, Interfacing concepts.		
Module No. 4	The Central Processing Unit	10 Hours
Basic Processing Units: Fundamental concepts, Instruction Sequencing, Execution cycle, Hardwired control, Micro programmed control.		
Module No. 5	Memory Organization	10 Hours
Memory System: Basic Concepts, Memory hierarchy, Main Memory, Secondary storage, Cache memory mapping, cache coherence.		
Module No. 6	Parallel Organization	10 Hours
Instruction level pipelining and Superscalar Processors, Multiple Processor Organizations, Closely and Loosely coupled multiprocessors systems, Symmetric Multiprocessors, Clusters, UMA NUMA, Vector Computations.		
<b>Text Books.</b> 1. William Stallings, Computer Organization and Architecture: Designing for Performance, Pearson Education, Tenth Edition, 2016. 2. M. Morris Mano, Rajib Mall, Computer System Architecture, Pearson Education Third Edition, 2017		
<b>References</b> 1. Carl Hamacher, Zvonkovranesic, Safwat Zaky , Computer Organization, McGraw Hill, Fifth Edition, 2011.		
Mode of Evaluation	<b>Continuous Assessment Tests and Final Assessment Test-60%, Practical Assessment and practice tests-40%</b> <div>Continuous Assessment Test-120%</div> <div>Continuous Assessment Test-220%</div> <div>Final Assessment Test20%</div> <div>Practical Assessment (Mini Project)20%</div> <div>Practice Tests20%</div>	
Recommended by the Board of Studies on	03-05-2023	
Date of Approval by the Academic Council	10 <sup>th</sup> Academic Council held on 01.06.2023	