Table 1: VCO Performance Summary Table K.R.Srinivas EE18B136

	Design Metric	Performance	Specification
Output	$f_o = 3.8 \mathrm{GHz}$	1.069 V	≥1V
Amplitude	$f_o = 4.0 \mathrm{GHz}$	1.085 V	≥1V
	$f_o = 4.2 \mathrm{GHz}$	1.101 V	≥1V
Phase Noise	$f_o = 3.8 \mathrm{GHz}$	-116.89 dBc/Hz	≤−115dBc/Hz
[1MHz offset]	$f_o = 4.0 \mathrm{GHz}$	-117.32 dBc/Hz	≤−115dBc/Hz
	$f_o = 4.2 \mathrm{GHz}$	-117.41 dBc/Hz	≤−115dBc/Hz
Phase Noise	$f_o = 3.8 \mathrm{GHz}$	-145.39 dBc/Hz	≤−140dBc/Hz
[20MHz offset]	$f_o = 4.0 \mathrm{GHz}$	-145.26 dBc/Hz	≤−140dBc/Hz
	$f_o = 4.2 \mathrm{GHz}$	-145.88 dBc/Hz	≤−140dBc/Hz
Tuning Range	Total Tuning Range [Specify Range]	407 MHz	≥400MHz
	Number of bits in coarse-tuning	3 bits	
	Voltage range in fine-tuning	0.1V – 1.15V	
	Average K_{VCO}	100.7 MHz/V	≈ 100MHz/V
	% variation in K_{VCO}	6.55 % **	Minimal
Power	VCO average power consumption	3.77 mW	
[4.2GHz]	[Excluding Bias]	0.04 54	
	Bias circuit power consumption	0.24 mW	
Other	Sum of all capacitances [in capacitor bank]	434 fF + 1uF*	
	Inductance used	4.04 nH	
	Simulator Used	Eldo	

Percentage Overlap between F_osc Vs V_cntrl curves : 55 % (Specification : 33 %)

^{* 1} uF capacitor used at tail to filter even harmonics (to reduce phase noise).

^{** %} Variation calculated as average of all variations corresponding to each curve.