



RTL to GDS II





```
timeDesign Summary
```

Setup views included:
WC

Setup mode	all	reg2reg	default
WNS (ns):	5.689	6.394	5.689
TNS (ns):	0.000	0.000	0.000
Violating Paths:	0	0	0
All Paths:	47	31	42

DRVs	Real		Total
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap	0 (0)	0.000	0 (0)
max_tran	0 (0)	0.000	0 (0)
max_fanout	0 (0)	0	0 (0)
max_length	0 (0)	0	0 (0)

Density: 69.718%
Total number of glitch violations: 0

Reported timing to dir timingReports
Total CPU time: 0.61 sec
Total Real time: 2.0 sec
Total Memory Usage: 1406.300781 Mbytes
Reset AAE Options
*** timeDesign #1 [finish] : cpu/real = 0:00:00.6/0:00:01.8 (0.3), totSession cpu/real = 0:05:25.6/0:37:55.4 (0.1), mem = 1406.3M