# INTRODUCTION TO VLSI DESIGN PROJECT – II SPRING 2017

Submitted by:

Sri Sai Anusha Gandu

Student ID: 16230560

# **CONTENTS**

TITLE	Pg. No.
1. Introduction	1
1.1 Flip-Flops	1
1.2 D Flip-Flop	1
1.3 Truth Table of D Flip-Flop	1
1.4 State Diagram of D Flip-Flop	2
1.5 Schematic of D Flip-Flop	2
1.6 Explanation of Schematic	3
1.7 Output Waveform of D Flip-Flop	3
2. Schematic Section of D Flip-Flop	4
3. Symbolic Section of D Flip-Flop	7
4. Layout Section of D Flip-Flop	11
5. Frequency Constraints	13
6. Applications of D Flip-Flop	13

#### 1. INTRODUCTION

## 1.1 Flip-Flops

A flip-flop or latch is a circuit that has two stable states and can be used to store state information. A flip-flop is a bistable multivibrator. The circuit can be made to change state by signals applied to one or more control inputs and will have one or two outputs. It is the basic storage element in sequential logic. Flip-flops and latches are fundamental building blocks of digital electronics systems. A flip-flop stores a single bit (binary digit) of data; one of its two states represents a "one" and the other represents a "zero". Such data storage can be used for storage of state, and such a circuit is described as sequential logic.

#### 1.2 D Flip-Flop

The D flip-flop is widely used. It is also known as a "data" or "delay" flip-flop. The D flip-flop captures the value of the D-input at a definite portion of the clock cycle. That captured value becomes the Q output. At other times, the output Q does not change. The advantage of the D flip-flop is that the signal on the D input pin is captured the moment the flip-flop is clocked, and subsequent changes on the D input will be ignored until the next clock event.


### 1.3 Truth Table of D Flip-Flop

The truth table of the D flip-flop is shown below.

Inj	put	Output
D	Clock	Next Level
X	<b>↓</b>	Q (Previous Level)
0	1	0
1	1	1


# 1.4 State Diagram of D Flip-Flop

The state diagram of D flip-flop is shown below.



# 1.5 Schematic of D Flip-Flop

The schematic of D flip-flop is given below.




# 1.6 Explanation of Schematic

NAND Gates are preferred to NOR Gates in the schematic of flip-flops due to the following reasons.

- NAND Gates offer less delay
- NOR Gates occupy more area and size as the diffusion capacitance and gate capacitance are higher when compared to that of NAND Gates
- NAND Gates uses transistors of similar size that indicates that the rise time and fall time of the circuit will be equal

# 1.7 Output Waveform of D Flip-Flop

The output waveform of the D flip-flop is given below.



#### 2. SCHEMATIC SECTION OF 'D' FLIP-FLOP




Fig.: Schematic of 'D' Flip-Flop




Fig.: Error Check of Schematic



Fig.: Input Attributes of 'D' Flip-Flop




Fig.: Clock Attributes of 'D' Flip-Flop



Fig.: Simulation Check of Schematic



Fig.: Waveforms of 'D' Flip-Flop Schematic

#### 3. SYMBOLIC SECTION OF 'D' FLIP-FLOP




Fig.: Pinned Form of 'D' Flip-Flop




Fig.: Error Check of pinned form




Fig.: Symbol of 'D' Flip-Flop




Fig.: Cross-view Check of 'D' Flip-Flop Symbol




Fig.: Symbolic Representation of 'D' Flip-Flop Symbol

```
File Tools Options Help

vpulse (instance "V1", library "NCSU Analog Parts")
INFO (SCH-1170) Extracting "pDFF_test schematic"
INFO (SCH-1420): Schematic check completed with no errors.
Getting schematic proper bagging (SCH-1181): "sgr43@1 pDFF_test schematic" simmouse L: showClickInfo()

M: schHiMousePopUp()

R: schHiMousePopUp()
```

Fig.: Error Check of 'D' Flip-Flop Symbol




Fig.: Simulation Check of 'D' Flip-Flop Symbol




Fig.: Waveforms of 'D' Flip-Flop Symbol

#### 4. LAYOUT SECTION OF 'D' FLIP-FLOP




Fig.: Layout of 'D' Flip-Flop




Fig.: Error Check of 'D' Flip-Flop

```
Virtuoso 6.1.5-64b - Log: /home/students/sgr43/CDS.log.2
File Tools Options Help
                                                                                                          cādence
executing: saveDerived(via2 ("via2" "net") cell_view)
Extraction started......Fri Mar 24 01:18:32 2017
          completed
                        Fri Mar 24 01:18:32 2017
   CPU TIME = 00:00:00 TOTAL TIME = 00:00:00
   ****** Summary of rule violations for cell "pDFF layout"
  Total errors found: 0
     g rep sgr43@1/pDFF/extracted
   ing layout propert bagGetting layout propert bag
mouse L: showClickInfo()
                                                                                                  R: _lxHiMousePopUp()
                                                    M: setExtForm()
```

Fig.: Extraction Message of Layout




Fig.: Extracted Form of Layout



Fig.: Simulation Check of Layout




Fig.: Waveforms of Layout

# **5. FREQUENCY CONSTRAINTS**

The frequency considered in this project is 100 GHz. After experimenting with various frequency values, this value is considered apt for the input attributes which has been mentioned above.

#### 6. APPLICATIONS OF D FLIP-FLOP

These flip-flops can be used in many digital electronic circuits as:

- Registers
- Counters
- Event Detectors
- Data Synchronizers
- Frequency Dividers