


Digital Electronic Circuits


Section 1 (EE, IE)

Lecture 26

Mod 5 Counter





C	B	A	Count
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
0	0	0	0




Flip-Flop JK inputs
shown for each
before clocking


Mod 10 Counter by Cascading



Bi-quinary (5-2)




IC 7490A




Reset Inputs				Outputs			
R0(1)	R0(2)	R9(1)	R9(2)	Q _D	Q _C	Q _B	Q _A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

Mod 1000 Counter by Cascading


Divided by 10 by cascading $\div 5$ and $\div 2$



Counts from 0 to 999



Use of Asynchronous Reset



Clock	$Q_DQ_CQ_BQ_A$	Count
0	0000	0
1	0001	1
2	0010	2
3	0011	3
4	0100	4
5	0101	5
6	(0110) 0000	(6) 0
7	0001	1

Mod 9: If Q_D and Q_A to $R_{0(1)}$ and $R_{0(2)}$

Mod 8: If Q_D to both $R_{0(1)}$ and $R_{0(2)}$

Mod 7: Since $Q_CQ_BQ_A = 111$ to reset, 3-input gate (external)


Reset Inputs				Outputs			
$R_0(1)$	$R_0(2)$	$R_9(1)$	$R_9(2)$	Q_D	Q_C	Q_B	Q_A
H	H	L	X	L	L	L	L
H	H	X	L	L	L	L	L
X	X	H	H	H	L	L	H
X	L	X	L	COUNT			
L	X	L	X	COUNT			
L	X	X	L	COUNT			
X	L	L	X	COUNT			

Mod 6


Glitch: For the duration of internal AND gate propagation delay $\ll T_{Clock}$

Use of Asynchronous Fixed Preset

Clocking for BCD Counter



Clock	$Q_D Q_C Q_B Q_A$	Count
0	1001	9
1	0000	0
2	0001	1
3	0010	2
4	0011	3
5	0100	4
6	0101	5
7	(0110) 1001	(6) 9
8	0000	0
9	0001	1




Mod 7

For the duration
of internal AND
gate propagation
delay $\ll T_{Clock}$

Synchronous Counter Design

Considered: *JK* Flip-Flop is used and the counter is initialized with one of the valid six states.

$Q_n \rightarrow Q_{n+1}$		J	K
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0



C_n	B_n	A_n	C_{n+1}	B_{n+1}	A_{n+1}	J_C	K_C	J_B	K_B	J_A	K_A
0	0	0	0	0	1	0	×	0	×	1	×
0	0	1	0	1	0	0	×	1	×	×	1
0	1	0	0	1	1	0	×	×	0	1	×
0	1	1	1	0	0	1	×	×	1	×	1
1	0	0	1	0	1	×	0	0	×	1	×
1	0	1	0	0	0	×	1	0	×	×	1

Design Equations from K-Map

		$B_n A_n$			
		00	01	11	10
C_n	0	0	0	1	0
	1	×	×	×	×

$$J_C = B_n A_n$$

		$B_n A_n$			
		00	01	11	10
C_n	0	0	1	×	×
	1	0	0	×	×

$$J_B = \overline{C_n} A_n$$

		$B_n A_n$			
		00	01	11	10
C_n	0	×	×	×	×
	1	0	1	×	×

$$K_C = A_n$$

		$B_n A_n$			
		00	01	11	10
C_n	0	×	×	1	0
	1	×	×	×	×


$$K_B = A_n$$

...

J_A	K_A
1	×
×	1
1	×
×	1
1	×
×	1

$$J_A = K_A = 1$$

Logic Circuit






No glitch as was in Mod 6 counter realization using **asynchronous reset**: CBA
 000 → 001 → 010 → 011 → 100 → 101 → **(110)** 000

Here:
 000 → 001 → 010 → 011 → 100 → 101 → 000

Role of Invalid States


Possibility of lock-in



← No lock-in but,
not by design

Consideration of Unused States







To come from invalid state(s) to valid state(s) and to continue with the counting.




Example:

C_n	B_n	A_n	C_{n+1}	B_{n+1}	A_{n+1}	J_C	K_C	J_B	K_B	J_C	K_C
1	1	0	0	0	0	×	1	×	1	0	×
1	1	1	0	0	0	×	1	×	1	×	1


Design Equations from K-Map



Logic Circuit



Considering both the invalid states going to valid 000 at next clock trigger





Without considering invalid states


Some Applications

C	B	A	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	1
0	0	0	0



Sequence Generator




Moore Model




- Input effects internal state and not output directly.
- Output is generated solely from flip-flops / registers.
- Output is synchronized with clock.



Mealy Model




- Input effects internal state and output directly.
- Output is generated from flip-flops / registers and input.
- Output is not synchronized with clock, may change if the input changes during a clock period.
- Input transients / glitches may affect the output



Synthesis with Moore Model

Problem Statement:


A sequence detector for '110' from a binary data stream is to be designed.



Y is 1 if in the binary data stream, X a sequence 110 is detected else, Y is 0.

State definition:

- a*: No bit is correctly decoded (initial state)
- b*: 1 bit is correctly decoded
- c*: 2 bits are correctly decoded
- d*: 3 bits are correctly decoded



State transition diagram

Example:

CLK	0	1	2	3	4	5	6	7	8	9	10
Input	0	1	0	1	1	1	0	1	1	0	0
State	<i>a</i>	<i>a</i>	<i>b</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>c</i>	<i>d</i>	<i>b</i>	<i>c</i>	<i>d</i>
Output	0	0	0	0	0	0	0	1	0	0	1

Synthesis with Mealy Model

State definition:


a: No bit is correctly decoded
(initial state)

b: 1 bit is correctly decoded

c: 2 bits are correctly decoded

Example:

CLK	0	1	2	3	4	5	6	7	8	9	10
Input	0	1	0	1	1	1	0	1	1	0	0
State	<i>a</i>	<i>a</i>	<i>b</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>c</i>	<i>a</i>	<i>b</i>	<i>c</i>	<i>a</i>
Output	0	0	0	0	0	0	1	0	0	1	0



State transition diagram

Problem Statement:

A sequence detector for '110' from a binary data stream is to be designed.


Moore Model: State Assignment

Problem Statement:

A sequence detector for '110' from a binary data stream is to be designed.

State assignment:

For N states, number of flip-flops required = $\lceil \log_2 N \rceil$ i.e. *ceiling*($\log_2 N$)



State transition diagram

State	Flip-Flop	
	B	A
a	0	0
b	0	1
c	1	0
d	1	1


Alternate assignment
(one FF value changes!!!)

State	B	A
a	0	0
b	0	1
c	1	1
d	1	0

Moore Model: State Table


Present State		Present Input	Next State		Output				
B_n	A_n	X_n	B_{n+1}	A_{n+1}	Y_n	J_B	K_B	J_A	K_A
0	0	0	0	0	0	0	×	0	×
0	0	1	0	1	0	0	×	1	×
0	1	0	0	0	0	0	×	×	1
0	1	1	1	0	0	1	×	×	1
1	0	0	1	1	0	×	0	1	×
1	0	1	1	0	0	×	0	0	×
1	1	0	0	0	1	×	1	×	1
1	1	1	0	1	1	×	1	×	0

State table




$Q_n \rightarrow Q_{n+1}$		J	K
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

Moore Model: Design Equations




		$B_n A_n$			
	X	00	01	11	10
0		0	0	×	×
1		0	1	×	×

$$J_B = X A_n$$




		$B_n A_n$			
	X	00	01	11	10
0		0	×	×	1
1		1	×	×	0

$$J_A = \bar{X} B_n + X \bar{B}_n$$




		B_n	
	A_n	0	1
0		0	0
1		0	1

$$Y = A_n B_n$$



		$B_n A_n$			
	X	00	01	11	10
0		×	×	1	0
1		×	×	1	0

$$K_B = A_n$$




		$B_n A_n$			
	X	00	01	11	10
0		×	1	1	×
1		×	1	0	×

$$K_A = \bar{X} + \bar{B}_n$$

Design Equations

Moore Model: Circuit Realization



$$J_B = X A_n$$

$$K_B = A_n$$

$$J_A = \bar{X} B_n + X \bar{B}_n$$


$$K_A = \bar{X} + \bar{B}_n$$

$$Y = A_n B_n$$

Mealy Model: State Assignment & State Table

Continuing with the same design problem: A sequence detector for '110' from a binary data stream is to be designed.
Required, $\lceil \log_2 3 \rceil = \lceil 1.585 \rceil = 2$ Flip-Flops

State	<i>B</i>	<i>A</i>
<i>a</i>	0	0
<i>b</i>	0	1
<i>c</i>	1	0




Present State		Present Input	Next State		Present Output				
<i>B_n</i>	<i>A_n</i>	<i>X_n</i>	<i>B_{n+1}</i>	<i>A_{n+1}</i>	<i>Y_n</i>	<i>J_B</i>	<i>K_B</i>	<i>J_A</i>	<i>K_A</i>
0	0	0	0	0	0	0	×	0	×
0	0	1	0	1	0	0	×	1	×
0	1	0	0	0	0	0	×	×	1
0	1	1	1	0	0	1	×	×	1
1	0	0	0	0	1	×	1	0	×
1	0	1	1	0	0	×	0	0	×

<i>Q_n → Q_{n+1}</i>		<i>J</i>	<i>K</i>
0	0	0	×
0	1	1	×
1	0	×	1
1	1	×	0

Mealy Model: Design Equations

Don't care



$X \backslash B_n A_n$	00	01	11	10
0	0	0	×	×
1	0	1	×	×

$J_B = XA_n$

$X \backslash B_n A_n$	00	01	11	10
0	0	×	×	0
1	1	×	×	0


$J_A = X\bar{B}_n$

$X \backslash B_n A_n$	00	01	11	10
0	×	×	×	1
1	×	×	×	0

$K_B = \bar{X}$

$X \backslash B_n A_n$	00	01	11	10
0	×	1	×	×
1	×	1	×	×

$K_A = 1$




Input included

$X \backslash B_n A_n$	00	01	11	10
0	0	0	×	1
1	0	0	×	0

$Y = \bar{X}B_n$

Mealy Model: Circuit Realization



$$\begin{aligned}J_B &= XA_n \\K_B &= \bar{X} \\J_A &= X\bar{B}_n \\K_A &= 1 \\Y &= \bar{X}B_n\end{aligned}$$

Less complex
compared to
Moore Model
based circuit.

References:

- ❑ Donald P. Leach, Albert P. Malvino, and Goutam Saha, Digital Principles & Applications 8e, McGraw Hill
- ❑ Texas Instrument's Digital Logic Pocket Data Book (2007)