

# **Digital Electronic Circuits**

## **Section 1 (EE, IE)**

### **Lecture 23**

# Register


- A register is a group of flip-flops that can be used to store a binary number.
- There must be one flip-flop for each bit in the binary number. (To store an 8-bit binary number there must be 8 flip-flops.)

## Key Operations


- Storing data (writing) in the register
- Retrieving data (reading) from the register.

## Considerations


- Availability of input – output pins
- Time to write / read data
- Non-destructive / Destructive reading



# Shift Register




**PIPO and SIPO :**  
Non-destructive  
reading




**PISO and SISO :**  
Destructive  
reading

➡ External feedback for  
non-destructive reading




# PIPO (IC 74174)



(EACH FLIP-FLOP)



INPUTS			OUTPUT
CLEAR	CLOCK	D	Q
L	X	X	L
H	↑	H	H
H	↑	L	L
H	L	X	Q <sub>0</sub>



IC 74174

Note: IC 74175 contains 4 D Flip-Flops but both **Q** and **Q'** outputs in 16 pin package.



# SISO (IC 7491)






INPUTS		OUTPUTS	
AT $t_n$		AT $t_{n+8}$	
A	B	$Q_H$	$\overline{Q}_H$
H	H	H	L
L	X	L	H
X	L	L	H

Trade-off with time

# Serial in: Writing




# Serial out: Reading




Destructive  
Reading:  
3 clock cycles

Serial  
data  
out

# Serial out: Reading





Non-destructive  
Reading:  
4 clock cycles



Data is rewritten while  
reading through  
external feedback.




# Serial In Parallel Out



Also, serial  
out from  $Q_H$

# Serial In and Asynchronous Reset





INPUTS				OUTPUTS		
$\overline{\text{CLEAR}}$	CLOCK	A	B	Q <sub>A</sub>	Q <sub>B</sub> ... Q <sub>H</sub>	
L	X	X	X	L	L	L
H	L	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>H0</sub>
H	↑	H	H	H	Q <sub>An</sub>	Q <sub>Gn</sub>
H	↑	L	X	L	Q <sub>An</sub>	Q <sub>Gn</sub>
H	↑	X	L	L	Q <sub>An</sub>	Q <sub>Gn</sub>

Q<sub>xn</sub>: Level of Q<sub>x</sub> before last clock trigger

# Parallel In Serial Out

IC 74166



It also has serial in


Pin 15 = 1: Shift  
= 0: Load

$$S_H = \text{Shift}.Q_G + \text{Shift}'.H \quad \dots \quad S_B = \text{Shift}.Q_A + \text{Shift}'.B \quad S_A = \text{Shift}.Serial_{in} + \text{Shift}'.A$$

# Universal Shift Register

- A universal shift register can perform all four operations: PIPO, SISO, SIPO, PISO
- The shift is bidirectional.
  - Left shift:  $Q_A \leftarrow Q_B \leftarrow Q_C \leftarrow Q_D \leftarrow \text{Data in}$
  - Right shift:  $\text{Data in} \rightarrow Q_A \rightarrow Q_B \rightarrow Q_C \rightarrow Q_D$

INPUTS										OUTPUTS			
$\overline{\text{CLEAR}}$	MODE		CLOCK	SERIAL		PARALLEL				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
	S1	S0		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	X	X	X	X	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	L	H	↑	X	L	X	X	X	X	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	L	↑	H	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H	L	↑	L	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L	L	X	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>




IC 74194 is a 4-bit universal shift register

# IC 74194

$$S_A = S_1' \cdot S_0' \cdot Q_A + S_1' \cdot S_0 \cdot SR_{SER} + S_1 \cdot S_0' \cdot Q_B + S_1 \cdot S_0 \cdot A$$



...

$$S_D = S_1' \cdot S_0' \cdot Q_D + S_1' \cdot S_0 \cdot Q_C + S_1 \cdot S_0' \cdot SL_{SER} + S_1 \cdot S_0 \cdot D$$



$S_1$	$S_0$	Operation
0	0	No change
0	1	Right shift
1	0	Left shift
1	1	Parallel load

# IC 7495A




**No built-in left shift!**

**M = 1: Parallel load**

**M = 0: Right shift**


Clock 2 left shift  
↓  
Parallel load/  
Left shift

# IC 7495A



Left shift through  
parallel load when  
Mode Control = 1

# Serial Data Transmission




Appropriate protocol between transmitter and receiver on start of data and its stop.

- One wire instead of eight wires
- Reduction in number of wires in transmission line reduces cost
- Trade-off is with time taken for transmission




# Introducing Time Delay

IC 7491



- Charging time =  $0.693(R_A + R_B)C$
- Discharging time =  $0.693R_B C$
- Time period,  $T = 0.693(R_A + 2R_B)C$



INPUTS AT $t_n$		OUTPUTS AT $t_n + 8$	
A	B	$Q_H$	$\bar{Q}_H$
H	H	H	L
L	X	L	H
X	L	L	H

$$Q_H \text{ Delay} = 8 \times T$$

$T$  = Time period of clock

Output after  $n$ -bit is delayed by  $nT$  time.

If  $T = 1 \mu s$ , then delay here is  $8 \mu s$ .

# Sequence Generator


- Sequence generator is useful in generating a pattern repetitively.

With serial data out fed back directly as serial data in,  $n$ -bit shift register can generate up to  $n$ -bit long pattern.



# Sequence Detector



Serial data in



$Y = 0$  changes to  
 $Y = 1$  when next  
serial data enters.

- Sequence detector identifies a specific pattern from incoming bit string.
- Sequence to be detected can be hard-wired to  $V_{CC}$  and GND in the circuit.
- The register gives a convenient option to change the pattern to be detected.


# Ring Counter



Serial data out = 1 once in every  $n$  clock cycle for a  $n$ -bit shift register connected as shown.

# Johnson Counter

Clock	Serial in = $T'$	$Q$	$R$	$S$	$T$	$Y = Q'T'$
0	1	0	0	0	0	1
1	1	1	0	0	0	0
2	1	1	1	0	0	0
3	1	1	1	1	0	0
4	0	1	1	1	1	0
5	0	0	1	1	1	0
6	0	0	0	1	1	0
7	0	0	0	0	1	0
8	1	0	0	0	0	1
9	1	1	0	0	0	0 repeats



- Also called Switched-Tail or Twisted-Tail Counter.
- **With  $n$ -bit register a count of  $2n$  can be obtained.**
- Different initialization possible.
- 2-input gate to decode.

## References:

- ❑ Donald P. Leach, Albert P. Malvino, and Goutam Saha, Digital Principles & Applications 8e, McGraw Hill
- ❑ Texas Instrument's Digital Logic Pocket Data Book (2007)