

EE 660 VLSI Design Laboratory
Assignment V
Submitted by: L Sri Sai Swathi (2414202)

1. Design and simulate a CMOS inverter, the circuit diagram of which is given below using UMC 65 nm technology. You have to choose the minimum size NMOS and PMOS devices such that the switching threshold is $V_{DD}/2$.




Figure : Schematic of CMOS inverter using 65 nm technology

It is given that V_M should be $V_{DD}/2$. Also, nmos has to be of minimum size. Choosing w_n to be 80nm which is the minimum possible size in 65nm technology that's been used.

For $V_M = V_{DD}/2$; $(w_n/w_p) = (u_p/u_n)$.

We get $w_p = 200nm$. Hence starting analysis with $w_p = 200nm$, $w_n = 80nm$.

Performed DC analysis for CMOS inverter($w_n=80nm$, $w_p=200nm$) schematic circuit with $V_{DD}=1.1v$,swept input from 0 to 1.1v in steps of 0.01v. Below are the simulation results and observations:




Figure :Plot showing Voltage Transfer Characteristics of CMOS inverter

Observation: From the Simulated Voltage transfer characteristics, Switching threshold is identified as **0.53mv**. Since it is not $V_{DD}/2$ (i.e 0.55V), increasing w_p to 250nm.




Figure: Plot showing Voltage Transfer Characteristics of CMOS inverter(when $w_p=250nm$)

Observation: From the Simulated Voltage transfer characteristics, Switching threshold is identified as **0.542mv**. Since it is not $V_{DD}/2$ (i.e 0.55V), increasing w_p to 300nm.

Performed DC analysis for CMOS inverter($w_n=80nm$, $w_p=300nm$) schematic circuit with VDD =1.1v ,swept input from 0 to 1.1v in steps of 0.01v. Below are the simulation results and observations:




Figure: Plot showing Voltage Transfer Characteristics of CMOS inverter

Observation: From the Simulated Voltage transfer characteristics, Switching threshold is identified as **0.552mV**.

b) Using the VTC calculate the values of the switching threshold and noise margins.




Figure: Plot showing Voltage Transfer Characteristics of CMOS inverter




Figure : Plot showing Voltage Gain of CMOS inverter

From the Plot shown above :

$V_{IL}=439.518\text{mV}$, $V_{IH}= 669.514\text{mV}$

$V_{OH}=1.0204\text{V}$, $V_{OL}=67.346\text{mV}$

NOISE MARGINS:

$NMH = V_{OH} - V_{IH} = 0.35\text{V}$

$NML = V_{IL} - V_{OL} = 0.37\text{V}$

(c) From the VTC estimate the gain of the inverter at V_M and calculate the noise margins using the piecewise linear approximation of VTC.




Figure : Plot showing piecewise linear approximation of VTC

From the plot :

Gain(g) = -7.79

$V_M = 0.552V$

Noise Margins Calculation using piecewise linear approximation :

$$V_{IL} = V_M - \frac{(V_M - V_{DD})}{g}$$

$$V_{IH} = V_M - \left(\frac{V_M}{g}\right)$$

$$NM_H = V_{DD} - V_{IH}$$

$$NM_L = V_{IL}$$

NM_H = 1.029V

NM_L = 0.4816V

(d) Calculate the values of t_{pLH} and t_{pHL} by doing a schematic transient simulation of the inverter driving a copy of it.




Figure: Schematic of CMOS cascaded inverter pair




Figure : Simulated transient response of the inverter.




Figure : Simulated transient response of the inverter.

Observation: From the above plot it is observed that **tpHL= 7.44psec** and **tpLH= 5.74psec**




Figure : Simulated transient response of the inverter pair .

Observation: From the above plot it is observed that **tpHL= 10.867psec** and **tpLH= 11.44psec**

(e) Calculate the static, dynamic, and switching power consumptions of the inverter.




Figure : Plot showing short circuit current during transient analysis.

Switching Power Calculation:

From the above plot :

$t_{sc} = 10.89\text{ps}$

$I_{peak} = 71\mu\text{Amps}$

$f_{clk} = 1\text{GHz}$ since $t = 1\text{ns}$

Switching Power = $t_{sc} * I_{peak} * f_{clk} * V_{dd} = 10.89\text{ps} * 71\mu\text{A} * 1\text{GHz} * 1.1\text{V} = 0.850\text{uW}$

Static Power Calculation:





Figure : Plot showing short circuit current during transient analysis.

Pstatic = $V_{dd} * I_{leakage}$

From the above plot its observed that $I_{leakage} = 78.26\text{nA}$

P static = $1.1\text{V} * 78.26\text{nA} = 86\text{nW}$.

Dynamic Power Consumption:



Dynamic power has been calculated using built-in functions that helps to measure the average value of I of a circuit signal and then multiplied the result with $v_{dd}(1.1v)$.

$P_{dynamic} = 0.477 \mu W$

2. A draw a compact layout of the inverter by cleaning DRC and LVS. Extract the netlist and do post-layout simulations of the steps mentioned in 1(a) to 1(e). Compare the pre- and post-layout simulation results. (You have to attach the screenshots of RVE indicating clean DRC, LVS, and PEX.)






Figure: Layout of CMOS inverter



Below is the DRC Simulation result screenshot:



Below is the LVS simulation result screenshot:



Below is the PEX Simulation result screenshot:



Below are the Simulation results of post-layout dc and transient analysis:

(a) Using V DD as 1.1 V, draw the VTC of the inverter using schematic-level simulations.




Fig: Plot showing VTC of inverter for post layout dc simulation

From the figure :

Switching threshold is identified as **VM =537.835mV**

(b) Using the VTC calculate the values of the switching threshold and noise margins.




Figure : Plot showing VTC of CMOS inverter with gain

From the figure :

$V_{IL}=425.356\text{mV}$, $V_{IH}= 650.386\text{mV}$

$V_{OH}=1.024\text{V}$, $V_{OL}=64.571\text{mV}$

NOISE MARGINS:

NMH = $V_{OH}-V_{IH} = 0.374\text{V}$

NML = $V_{IL}-V_{OL} = 0.36\text{V}$

(c) From the VTC estimate the gain of the inverter at V_M and calculate the noise margins using the piecewise linear approximation of VTC.




Figure : Plot showing piecewise linear approximation of VTC

From the plot :

$$g = -7.974$$

$$V_M = 0.537V$$

Noise Margins Calculation using piecewise linear approximation :

$$V_{IL} = V_M - \frac{(V_M - V_{DD})}{g}$$

$$V_{IH} = V_M - \left(\frac{V_M}{g}\right)$$

$$NM_H = V_{DD} - V_{IH}$$

$$NM_L = V_{IL}$$

$$NM_H = 1.02V$$

$$NM_L = 0.466V$$

(d) Calculate the values of t_{pLH} and t_{pHL} by doing a schematic transient simulation of the inverter driving a copy of it.




Figure : Simulated transient response of the inverter.

From the plot :

$$t_{pHL} = 16.872\text{ps} - 5\text{ps} = 11.872\text{ps}$$

$$t_{pLH} = 524.286\text{ps} - 515\text{ps} = 9.286\text{ps}$$

(e) Calculate the static, dynamic, and switching power consumptions of the inverter.

Switching Power Calculation:




Figure : Plot showing short circuit current during transient.

From the above plot :

$$t_{sc} = 38.45\text{ps}$$

$$I_{peak} = 93.12\mu\text{A}$$

$$f_{clk} = 1\text{GHz since } t = 1\text{ns}$$

$$\text{Switching Power} = t_{sc} \cdot I_{peak} \cdot f_{clk} \cdot V_{dd} = 38.45\text{ps} \cdot 93.12\mu\text{A} \cdot 1\text{GHz} \cdot 1.1\text{V} = 3.938\text{uW}$$

Static Power Calculation:




Figure : Plot showing leakage current during transient.

From the plot, It is observed that $I_{\text{leakage}} = 436.574\text{nAmps}$

$P_{\text{static}} = V_{\text{dd}} * I_{\text{leakage}}$

$P_{\text{static}} = 1.1\text{v} * 436.574\text{nA} = 0.48 \text{ pW.}$

Dynamic Power Calculation:



Dynamic power has been calculated using built-in functions that helps to measure the average value of I of a circuit signal and then multiplied the result with $v_{\text{dd}}(1.1\text{v})$.

$P_{\text{dynamic}} = 0.790 \text{ uW}$