Reg. No		•					

B.Tech DEGREE EXAMINATION, DECEMBER 2023

Fifth Semester

18ECE303T - NANOELECTRONIC DEVICES AND CIRCUITS

(For the candidates admitted during the academic year 2020 - 2021 & 2021 - 2022)

Note:

i. Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.

ii. Part - B and Part - C should be answered in answer booklet.

Fime: 3 Hours PART - A (20 × 1 = 20 Marks)				Max. Marks: 100			
				Marks BL			
	Answer all Que	stions					
1.	Moore's law states(A) physical size (C) gate length	(B) number of transistor per chip (D) Substrate size	1	1	1		
2.	MOSFET has terminals (A) 1 (C) 3	(B) 2 (D) 4	1	1	5		
3.	Lateral scaling of gate oxide thickness is (A) $1/\beta$ (C) $\beta 2$	(B) 1/β2 (D) α/β2		1	1		
4.	What is the condition of the cut-off region? (A) VGS> VTH (C) VGS=VTH	(B) VGS (D) VGS=0	1	2	3		
5.	Channel length modulation in MOSFET m (A) to decrease with drain-to-source voltage (C) to increase with drain-to-source voltage	akes the drain current (B) independent of drain voltage (D) zero	1	1	3		
6.	The chiral vector of the graphene layer det (A) magnetic (C) chemical	ermines the properties of nanotubes (B) optical (D) electrical	1	2	5		
7.	What phenomenon allows for the converspintronics? (A) Hall Effect (C) Ohm's Law	rsion between charge and spin currents in (B) Spin-Orbit Interaction (D) Faraday's Law	n 1	2	3		
8.	In the negative resistance concept, an inc in current quantity. (A) decrease (C) zero	rease in the voltage of a device leads to (B) increase (D) constant	a 1	4	5		
9.	Which property of electrons is utilized in I (A) spin (C) mass	MRAM for data storage? (B) charge (D) velocity		1	4		
10	Tunneling is a phenomenon? (A) quantum physics (C) quantum chemical	(B) quantum mechanical (D) quantum maths	1	1	4		

11.	The transconductance of a CNT MOSFET in (A) 2321	The state of the s		1	2	6
	(A) 2321 (C) 260	(B) 150 (D) 2100				
12.	Multi-walled CNTs are concentric nanotube (A) single	es. (B) multiple		1	2	4
	(C) triple	(D) double				
13.	Which non-volatile memory type is known radiation-induced data loss? (A) MRAM	(B) Flash Memory	to	1	1	6
	(C) EEPROM	(D) FRAM				
14.	What is the building block of carbon nanota (A) graphene (C) lattice	ubes? (B) Mini tubes (D) unit cell		1	1	4
15.	A Tunnel based FET works on tun (A) Band to band (C) band to conduction	nneling. (B) band to Fermi (D) valence to Fermi		1	1	3
16.	The in-and-out bus lines should be in(A) polysilicon (C) metal	(B) diffusion (D) silicon		1	1	6
17.	Choose the correct order of increasing photolithography by different lights (A) UV light > X-rays > Blue light > Red light (C) X-rays < UV light < Blue light < Red light	minimum size of feature obtained (B) X-rays > UV light > Blue light > Red light (D) U V Light	in	1	1	5
18.	Which of the ceramic components is easier (A) lubrication (C) wear	through nanostructuring? (B) coating (D) fabrication		1	1	2
19.	Who first used the term nanotechnology?			1	1	1
	(A) Richard Feymann (C) Eric Drexler	(B) Norio Taniguichi (D) Sumio Lijima				
20.	How many oxygen atoms lined up in a row (A) FIve (C) seven	would fit in a 1-nanometer space? (B) one (D) seventy		. 1	1	1
PART - B (5 × 4 = 20 Marks) Answer any 5 Questions				Marks BL		co
21.	What is the difference between high-K and	low-K dielectric materials?		4	1	1
22.	2. What is the short-channel effect? List out the short channel effects in MOSFET.			4	1	1
	23. What is the difference between high-K and low-K dielectric materials?			4	1	1
	Write a short note on TMR.			4	1	3
25.	Write a short note on the Coulomb blockade			4	1	2
26.	Explain the electrical properties of CNT.			4	1	2
	Discuss the metal-insulator-metal junction.			4	1	2
	PART - C (5 \times 12 = 6 Answer all Ques			Marks	BL	co

26.	necessary parameters for the scaling of MOSFET. (OR)	12	1	2
	(b) Explain the MOSFET under static conditions with necessary diagrams			
29.	(a) What is SOI MOSFET? Explain the working of partially depleted SOI MOSFET?	12	1	2
	(OR)			
	(b) Explain Fin FET with structure. Also compare Fin FET and double gate MOSFET.			
30.	(a) Describe the CMOS technology scaling with performance parameters. (OR)	12	3	2
	(b) (i) Write the innovations needed to continue performance scaling in nanoelectronics.(ii) Write the reliability concerns in scaling.			
31.	(a) Write a short note on (i) Decoupling (ii) Noise isolation	12	2	2
	(OR)			
	(b) Describe the guard ring structures of isolated NMOS devices.			
32.	(a) Explain single electron transistor with their structure. (OR)	12	4	5
	(b) Describe the various structure of carbon nano tube.			

* * * * *