Reg. No.

B.Tech. DEGREE EXAMINATION, DECEMBER 2023

Third Semester

18CSC262J - COMPUTER ORGANIZATION AND ARCHITECTURE

(For the candidates admitted during the academic year 2018-2019 to 2021-2022)

Note:

- (i) Part A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.
- (ii) Part B & Part C should be answered in answer booklet.

Time:	: 3	hour	S		Ν	Лах. М	ark	s: 100
			$PART - A (20 \times 1)$			Marks	BL	co
	1	The	Answer ALL (-		1	1	1
	1 :		decoded instruction is stored in IR		PC	-	•	•
		, ,	Registers	` '	MDR			
	2	TCD	stands for .		·	1	1	1
	۷.			(B)	Information Standard Processing	1		•
			Interchange Standard Protocol					
		(0)	interchange Standard 1 1010001	(1)	merrupt service i roccume			
	3.	The	internal components of the proce	essors	are connected by	1	1	1
		(A)	Processors intra-connectivity	(B)	Processor bus			
		(0)	circuity					
		(C)	Memory bus	(D)	RAM bus			
	4.	Whi	ich circuits are used to implement	logic	c operations?	1	1	1
			Combinatorial	-	Bridge			
		(C)	Logical	(D)	Gate			
	5.	The	final result of sum of the number	s. 01	10 and 0110 is	1	2	2
			1100		1111			
			1001	` /	1010			
	6.		is used to implement the sum	oiro	uit using full adder	1	2	2
	٠.				NAND gate			
		(C)	XOR gate	` '	XNOR			
		(-)						
	7			numl	per when it is placed to the right of	1	2	2
			first significant digit.					
			Orthogonal	(B)	De-normalized			
		(C)	Determinate	(D)	Normalized			
;	8.		is a sign included after a stri	ng of	digits.	1	1	2
		(A)	Significant	_	Mantissa			
		(C)	Determinant	(D)	Exponent			

9.	The contents of the EPROM are eras (A) Overcharging the chip	(B) Exposing the chip to UV rays	1	1	3
	(C) Exposing the chip to IR rays	(D) Discharging the chip			
10.	The register AX is formed by groups (A) AH and AL (C) CH and CL	ng (B) BH and BL (D) DH and DL	1	1	3
11.	The time taken to transfer a word of	data to or from the memory is called a	s 1	1	3
	(A) Access time (C) Memory latency	(B) Cycle time(D) Recovery time			
12.	Which microinstruction provide nex (A) Microinstruction execution (C) Microinstruction decoder	(B) Microinstruction buffer	1	1	3
13.	The objective of S/W and H/W tech (A) Parallelism (C) Supervision	niques, is to explain, (B) Scalability (D) Compatibility	1	1	4
14.		(B) Interrupt signal (D) Control signal	. 1	2	4
15.	The ionic feature of the RISC mach (A) Reduced number of addressing modes (C) Having a branch delay slot	(B) Increased memory size	1	2	4
16.	In CISC architecture most of the co. (A) Register (C) CMOS		1	1	4
17.	The average time required to reach its contents is called (A) Latency time (C) Turnaround time	a storage location in memory and obtain (B) Access time (D) Response time	in ¹	2	5
18.	A plug and play storage device that simply plugs in the port of a computer is				
	(A) Flash drive (C) Hard disk	(B) Compact disk (D) CD			
19,	The number of failed attempts to fraction is called as (A) Hit rate	access memory, stated in the form of (B) Miss rate	a 1	1	5
	(C) Failure rate	(D) Delay			

20.	The disk's surface is divided into a number of invisible concentric circles called	1	1	5	
	(A) Drives (B) Tracks (C) Slits (D) References				
	PART – B (5 \times 4 = 20 Marks) Answer ANY FIVE Questions	Marks	BL	со	
21.	Construct and explain Half Adder with an example.	4	2	1	
22.	Discuss about Integer Representation with example.	4	2	2	
23.	With example discuss any two assemblers.	4	1	3	
24.	Write about PCI bus.	4	2	4	
25.	Illustrate virtual memory along with neat diagram.	4	2	3	
26.	Discuss about various types of flip-flops.	4	2	2	
27.	Examine the concept of address translation.	4	2	5	
	PART – C ($5 \times 12 = 60$ Marks) Answer ALL Questions	Marks	BL	СО	
28. a.	Define addressing and list out the various types of addressing modes with examples.	12	.2	1	
b.	(OR) Discuss in detail about Flip flops and its types.	12	2	1	
29. a.	Discuss Booth's algorithm for multiplication with an example.	12	3	2	
b.	(OR) Explain the restoring division with suitable example.	12	3	2	
30. a.	Summarize about microprogrammed control unit in detail.	12	3	3	
b.	(OR) Define and describe about ROM, PROM, EPROM.	12	3	3	
31. a.	Discuss about various roles in interrupts in processor.	12	2	4	
b.	(OR) Differentiate RISC architecture from CISC architecture.	12	2	4	
32. a.	Explain how the three different types of mapping techniques are operating in cache memory.	12	2	5	
b.	(OR) List out and explain about Secondary Storage devices.	12	2	5	