

8. Convert hexa decimal number $(A2)_{16}$ to binary and identify it. 1 1 2 1
 (A) $(1010\ 0010)_2$ (B) $(1001\ 0001)_2$
 (C) $(1000\ 0010)_2$ (D) $(1010\ 0001)_2$
9. The disadvantages of the hardwired approach is _____. 1 1 3 1
 (A) It is less flexible (B) It cannot be used for complex instructions
 (C) It is costly (D) Less flexible and cannot be used for complete instructions
10. The situation wherein the data of operands are not available is called _____. 1 2 3 1
 (A) Data hazard (B) Stock
 (C) Dead lock (D) Structural hazard
11. _____ are caused by branch instructions and are known as control hazards in computer architecture. 1 1 3 1
 (A) Data hazard (B) Branch hazard
 (C) Structural hazard (D) Information hazard
12. Whenever the stream of instructions supplied by the instruction fetch unit is interrupted, the pipeline _____. 1 1 3 1
 (A) Stalls (B) Activated
 (C) Triggered (D) Starts
13. _____ do not have parallel processing capabilities. 1 1 4 1
 (A) Single instruction stream, single data stream (B) Single instruction stream, multiple data stream
 (C) Multiple instruction stream, multiple data stream (D) Multiple instruction stream, single data stream
14. The decision on when to execute on operation depend largely on the 1 1 4 1
 (A) Compiler (B) Hardware
 (C) Software (D) OS
15. In MIMD, each processor has a _____ program and an instruction stream in generated from _____ program. 1 1 4 1
 (A) Same, same (B) Separate, each
 (C) Same, each (D) Separate, separate
16. Instructions level parallelism achieves more than one instructions at a time through 1 1 4 1
 (A) Dynamic scheduling (B) Priority scheduling
 (C) Time-slot scheduling (D) Double scheduling
17. PCI stands for 1 1 5 1
 (A) Peripheral computer internet (B) Peripheral component interconnect
 (C) Processor computer interconnect (D) Processor cable interconnect
18. To overcome the lag in the operating speeds of the I/O device and processor we use 1 1 5 1
 (A) Buffer spaces (B) Status flags
 (C) Interrupt signals (D) Exceptions

31. a. Classify the different types of computer architecture proposed by Flynn's. 12 3 4 1

(OR)

b. Discuss in detail the cache coherence problem and the protocol that is used to overcome cache coherence. 12 3 4 1

32. a. Discuss on various mapping schemes used in cache design. 12 3 5 1

(OR)

b. Explain how virtual memory address translation method works based on the concept of length pages? Discuss with a diagram. 12 3 5 1

* * * * *