

Reg. No.															
----------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

**B.Tech. DEGREE EXAMINATION, DECEMBER 2023**  
Third Semester

**18CSC262J – COMPUTER ORGANIZATION AND ARCHITECTURE**  
(For the candidates admitted during the academic year 2018-2019 to 2021-2022)

**Note:**

- (i) **Part - A** should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40<sup>th</sup> minute.
- (ii) **Part - B & Part - C** should be answered in answer booklet.

Time: 3 hours

Max. Marks: 100

**PART – A (20 × 1 = 20 Marks)**

Answer **ALL** Questions

	Marks	BL	CO
1. The decoded instruction is stored in _____. (A) IR (B) PC (C) Registers (D) MDR	1	1	1
2. ISP stands for _____. (A) Instruction Set Processor (B) Information Standard Processing (C) Interchange Standard Protocol (D) Interrupt Service Procedure	1	1	1
3. The internal components of the processors are connected by _____. (A) Processors intra-connectivity (B) Processor bus circuitry (C) Memory bus (D) RAM bus	1	1	1
4. Which circuits are used to implement logic operations? (A) Combinatorial (B) Bridge (C) Logical (D) Gate	1	1	1
5. The final result of sum of the numbers, 0110 and 0110 is _____. (A) 1100 (B) 1111 (C) 1001 (D) 1010	1	2	2
6. _____ is used to implement the sum circuit using full adder. (A) AND and OR gate (B) NAND gate (C) XOR gate (D) XNOR	1	2	2
7. _____ is a name called for a decimal number when it is placed to the right of the first significant digit. (A) Orthogonal (B) De-normalized (C) Determinate (D) Normalized	1	2	2
8. _____ is a sign included after a string of digits. (A) Significant (B) Mantissa (C) Determinant (D) Exponent	1	1	2

9. The contents of the EPROM are erased by \_\_\_\_\_.  
 (A) Overcharging the chip (B) Exposing the chip to UV rays  
 (C) Exposing the chip to IR rays (D) Discharging the chip
10. The register AX is formed by grouping  
 (A) AH and AL (B) BH and BL  
 (C) CH and CL (D) DH and DL
11. The time taken to transfer a word of data to or from the memory is called as \_\_\_\_\_.  
 (A) Access time (B) Cycle time  
 (C) Memory latency (D) Recovery time
12. Which microinstruction provide next instruction from control memory  
 (A) Microinstruction execution (B) Microinstruction buffer  
 (C) Microinstruction decoder (D) Microinstruction sequencing
13. The objective of S/W and H/W techniques, is to explain, \_\_\_\_\_.  
 (A) Parallelism (B) Scalability  
 (C) Supervision (D) Compatibility
14. After the completion of the DMA transfer, the processor is notified by \_\_\_\_\_.  
 (A) Acknowledge signal (B) Interrupt signal  
 (C) WMFC signal (D) Control signal
15. The ionic feature of the RISC machine among the following is \_\_\_\_\_.  
 (A) Reduced number of addressing modes (B) Increased memory size  
 (C) Having a branch delay slot (D) Indexing registers
16. In CISC architecture most of the complex instructions are stored in \_\_\_\_\_.  
 (A) Register (B) Diodes  
 (C) CMOS (D) Transistors
17. The average time required to reach a storage location in memory and obtain its contents is called \_\_\_\_\_.  
 (A) Latency time (B) Access time  
 (C) Turnaround time (D) Response time
18. A plug and play storage device that simply plugs in the port of a computer is \_\_\_\_\_.  
 (A) Flash drive (B) Compact disk  
 (C) Hard disk (D) CD
19. The number of failed attempts to access memory, stated in the form of a fraction is called as \_\_\_\_\_.  
 (A) Hit rate (B) Miss rate  
 (C) Failure rate (D) Delay

20. The disk's surface is divided into a number of invisible concentric circles called
- |            |                |
|------------|----------------|
| (A) Drives | (B) Tracks     |
| (C) Slits  | (D) References |

**PART – B (5 × 4 = 20 Marks)**  
Answer ANY FIVE Questions

	Marks	BL	CO
21. Construct and explain Half Adder with an example.	4	2	1
22. Discuss about Integer Representation with example.	4	2	2
23. With example discuss any two assemblers.	4	1	3
24. Write about PCI bus.	4	2	4
25. Illustrate virtual memory along with neat diagram.	4	2	3
26. Discuss about various types of flip-flops.	4	2	2
27. Examine the concept of address translation.	4	2	5

**PART – C (5 × 12 = 60 Marks)**  
Answer ALL Questions

	Marks	BL	CO
28. a. Define addressing and list out the various types of addressing modes with examples.	12	2	1
<b>(OR)</b>			
b. Discuss in detail about Flip flops and its types.	12	2	1
29. a. Discuss Booth's algorithm for multiplication with an example.	12	3	2
<b>(OR)</b>			
b. Explain the restoring division with suitable example.	12	3	2
30. a. Summarize about microprogrammed control unit in detail.	12	3	3
<b>(OR)</b>			
b. Define and describe about ROM, PROM, EPROM.	12	3	3
31. a. Discuss about various roles in interrupts in processor.	12	2	4
<b>(OR)</b>			
b. Differentiate RISC architecture from CISC architecture.	12	2	4
32. a. Explain how the three different types of mapping techniques are operating in cache memory.	12	2	5
<b>(OR)</b>			
b. List out and explain about Secondary Storage devices.	12	2	5

\* \* \* \* \*

