		111				
		T T			1 1	1
	1 1	1 1	1 1	1 1	11 1	1
Dec Ma	1 1		1 1	1 1	1 1	
Reg. No						-
0						

B.Tech DEGREE EXAMINATION, MAY 2024

Seventh Semester

18ECE205J - FPGA - BASED EMBEDDED SYSTEM DESIGN

(For the candidates admitted during the academic year 2018-2019 to 2021-2022)

Th. Y		4	
1.0	-	50	٠

i. Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.
 ii. Part - B and Part - C should be answered in answer booklet.

Time: 3 Hours		Max. Marks: 100			
	PART - A $(20 \times 1 =$ Answer all Que		Mark	is BL	CO
1.	A PLD employed systems of so-called of gates and a flipflop.	consisting of simple combinations	1	1	1
	(A) Macrocells (C) Continuous	(B) Microcells(D) Discontinuous			
2.	sense current in a sr	nall plate as a result of the Lorentz force F	1	1	1
	(C) Magneto-inductive sensors	(B) Bias magnetic field sensors(D) Magnetic field sensors			
3.	is a device that can to directly accessing the microcontroller's many (A) Mode Device	(B) Memory Device	¥	1	1
3	(C) Sensor Device	(D) I/O Device	r 1	į	1
4.	are devices that convert one of analog signals for processing and control (A) Sensor (C') FIFO	r more physical parameters into digital or applications (B) Polling (D) Looping	1	£	
5.	The Difference of Contraction	systems (B) Multitasking (D) Multi-user	Tage of the same o		2
6.	The return address from the interrupt-serv (A) System heap (C) Processor stack	(B) Processor register (D) Memory	rieg.	1	2
7.	Which interrupt is unmaskable? (A) RST 5.5 (C) TRAP	(B) RST 7.5 (D) Both RST 5.5 and 7.5	1	1	2
8.	The DMA controller has registe (A) 4 (C) 2	(B) 3 (D) 1	1]	2
9.	The Virtex 5 combines four of these logic (A) Slice (C) LUT	(D) UDB	1	1	3
10.	A is considered the highest leve fabric (A) Slice (C) Configurable Logic block	el of abstraction for the FPGA's configurable (B) Look Up Table (D) Universal Digital blocks	le ¹	1	3

11. The can support parallel data through the use of the serialize/ deserialize (SERDES) logic, which connects to the input/output blocks. (A) slice (B) UDB (C) Transceivers (D) PWM	1	2	3
12. FPGA is a type of (A) Single purpose processor (C) General purpose processor (B) Application specific processor (D) Programmable logic device	1	1	4
13. The bus with the highest bandwidth that connects the processor, memory controller, and remaining high-speed devices together is referred to as (A) Data Bus (B) System Bus (C) Peripheral bus (D) control bus	1	1	4
14. DIMM is abbreviated as (A) Data In Memory Management (C) Dual Internal Memory Module (B) Dual in-line memory module (D) Data in-out Memory Module	1	· ·	4
15. Which of the following is not a Bootloader? (A) SILO (C) MIPS PROM (D) FIFO	1	1	4
16. A is a high-level language translator that runs on one platform but produces executables for another platform. (A) Cross – Development (B) Cross- assembler (C) Cross-compiler (D) Cross- Linker	1	1	5
17. Kahn process network supports theflow of data from a source to a final destination (A) Bidirectional (B) Unidirectional with feedback (C) Bidirectional with feedback (D) Unidirectional	1	1	5
18. Which process is used to communicate about the affected state that is trapped? (A) Spin-lock (B) Coupling (C) Blocking (D) Marshaling	1	1	5
19. The on-chip memory which is local to every multithreaded SIMD processor is called (A) Global Memory (B) Local Memory (C) Flash Memory (D) Stack	1]	5
20. leads to concurrency. (A) Serialization (B) Parallelism (C) Serial processing (D) Distribution	****	1	5
PART - B $(5 \times 4 = 20 \text{ Marks})$ Answer any 5 Questions	Marks	BL	CO
21. List out some of the performance criteria and their impact on embedded systems			
22. Mention some of the sensors used for communication in embedded systems and its principles	4	2	1
23. Explain the concept of interrupt priority	4	2	2
24. Differentiate PLA, PAL, and PROM	4	4	3
25. Write short notes on Configurable Logic Blocks			3
26. List the popular boot loaders	4	2	4
27. Write the use of Spin-Lock	4	2	5
PART - C (5 × 12 = 60 Marks) Answer all Questions	Marks	BL.	со

28.	(a) Explain in detail, the different types of sensors used in embedded system design	12	4	1
	(OR)			
	(b) Explain in detail, the fundamentals in programmable logic and mixed-signal design of an embedded systems			
29.	(a) Explain the various instruction sets available for 8051 architectures with PSoc3/5.	12	4	2
	(OR)			
	(b) What is the need for DMA in PSoc3/5? Mention the various transaction modes available for DMA.			
30.	(a) Explain the concept of Configurable logic blocks used in Xilinx Virtex5 (OR)	12	2	3
	(b) Explain the different configuration modes of FPGA			
31.	(a) Explain the two major concepts and measures in system design. (OR)	12	2	4
	(b) What is the analytical solution to partitioning? Explain			
32.	(a) Explain the different levels of parallelism	12	2	5
J	(OR)			
	(b) Explain in detail how the affected state and trapped state concepts are used in state transfer.			

* * * *

*