## **B.**Tech DEGREE EXAMINATION, NOVEMBER 2023

Seventh Semester

## 18ECC411J - FPGA BASED EMBEDDED SYSTEMS

(For the candidates admitted during the academic year 2020 - 2021 & 2021 - 2022)

## Note:

i. Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40<sup>th</sup> minute.
 ii. Part - B and Part - C should be answered in answer booklet.

Time: 3 Hours		Max. Marks: 100			
	PART - A $(20 \times 1 = 20 \text{ Marks})$ Answer all Questions			Marks BL	
1.	Which among the following is not a type of (A) EDM (C) DTM	f Embedded System (B) CTM (D) FDM	, <b>1</b>	1	1
2.	Failure of ATM machine is an example of (A) SRTS (C) FRTS	Real Time System.  (B) HRTS  (D) ORTS	1	1	1
3.	Read/Write operation of which memory has (A) ROM (C) EPROM	as static and dynamic types (B) RAM (D) FLASH	1	1	. 1
4.	the formula for BER=  (A) No.of altered bits/ No of bits transmitted  (C) No.of transmitted bits/ No of altered bits	(B) No.of bits/ No of bits transmitted (D) bits/sec	1	1	1
5.	In PSoC, an 8-bit DAC can be configured (A) 12 (C) 16	for how many bit operations? (B) 8 (D) 32	1	1	2
6.	What is the purpose of address 0x00 0000 (A) CAN (C) I2C	- 0x00 1FFF. (B) SRAM (D) ADC	1	1	2
7.	clk_usb is used forclock (A) IMO (C) USB	(B) PLL (D) ILO	**	1	2
8,	What is the frequency of the crystal oscilla (A) 36 MHz (C) 34 MHz	ttor? (B) 38 MHz (D) 33 MHz	1	1	2
9.	Which is the intermediate step in the desig (a) Specification (b) Design (c) Int (A) Specification (C) Integration	n life cycle egration (d) Requirements (B) Design (D) Requirements	1	1	3
10.	Which among the following is not a measu (A) Energy (C) Speed	(B) Total Energy (D) Cost	1		3

11.	Assign statement is used in which type of V (a) switch-level (b) Behavioral (c) (A) Switch -Level (C) Structural	ferilog program modeling? c) Structural (d) Data-flow (B) Behavioral (D) Data-Flow	1	1	3
12.	Number of LUT's in Virtex-5 FPGA is (A) 6 (C) 4	(B) 5 (D) 7	1	1	3
13.	The term refers to the ability to fi behavior of the circuit.	x problems that arise from an unspecified	1	1	4
	<ul><li>(A) Verifiability</li><li>(C) repairability</li></ul>	<ul><li>(B) maintainability</li><li>(D) evolvability</li></ul>	ř		
14.					4
	(A) Reform	(B) Resilience			
55	(C) Regression testing	(D) Refactoring			
15.	Which bus is used to connect on-chip memo (A) address bus	ory controller and URT  (B) data bus	1	1	4
	(C) peripheral bus	(D) Universal Bus			
16.	Speedup is defined by		1	1	4
	<ul><li>(A) hardware/software</li><li>(C) hardware utilization/software speed</li></ul>	<ul><li>(B) hardware speed/software utilization</li><li>(D) hardware speed/software speed</li></ul>			
17.	Coarse-grain parallelism refers to su	b-tasks	1	1	5
	(A) large	(B) small			
	(C) medium	(D) very large			
18.	Which among the following statement(s) parallelism	is not true with respect to degree of	1 =	1	5
	(A) the number of concurrent operations	(B) time-varying functions over an entire application			
	(C) the average of time-varying function	(D) time-varying function over functional operations			
19.				1	5
	<ul><li>(A) time-invariant</li><li>(C) asynchronous</li></ul>	(B) Time- varying (D) synchronous			
20.	Based on the access speed of a FPGA which among the following is having least priority				5
	(A) register (C) Off-chip memory	(B) on-chip memory (D) Disk			
		*	Mark	e RI	CO
PART - B (5 × 4 = 20 Marks) Answer any 5 Questions				, 13,12	CO
21.	What is the purpose of a DMA Controller of	letail with a neat sketch	4	1	1
22.	Discuss about magnetic sensor		4	1	1
23.	Explain about PSW of PSoC3.		4	1	2
24.	Write a Verilog code for full-adder		4	1	3
25.	What is cohesion and its merits		4	1	4
26.	Detail the bit-level parallelism		4	1	2

27.	Give the description of the following instructions a. JNZ rel b. NOP c. CLR C d. CPL C	4 _	1	3
	PART - C (5 × 12 = 60 Marks) Answer all Questions	Marks	s BL	CO
28.	(a) Explain with diagram a Micro-controller subsystem (OR) (b) Write a note on 1. RS232 2. USB	12	1	1
29.	(a) what is an interrupt and detail interrupt handling in PSoC5.  (OR)  (b) Discuss IMO and PLL with a neat diagram.	12	1	2
30.	<ul> <li>(a) Discuss in detail the measure of success.</li> <li>(OR)</li> <li>(b) Write a Verilog code for 4-bit Ripple Carry Adder along with a logic diagram and sub-modules.</li> </ul>	12	1	3
31.	<ul> <li>(a) List the components of Platform FPGA.</li> <li>(OR)</li> <li>(b) How computer cores are customized and assembled discuss the same with a neat diagram.</li> </ul>	12	1	4
32.	<ul> <li>(a) Explain in detail about granularity and How to choose for your design.</li> <li>(OR)</li> <li>(b) List the types of spatial organization and elaborate the same.</li> </ul>	12	1	5

\* \* \* \* \*