

B.Tech DEGREE EXAMINATION, DECEMBER 2023

Third & Fifth Semester

18CSC203J - COMPUTER ORGANIZATION AND ARCHITECTURE

(For the candidates admitted during the academic year (2020-2021 & 2021-20222))

Note:

- i. **Part - A** should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.
- ii. **Part - B** and **Part - C** should be answered in answer booklet.

Time: 3 Hours

Max. Marks: 100

PART - A (20 × 1 = 20 Marks)

Answer all Questions

	Marks	BL	CO
1. A source program is usually in _____ (A) Assembly language (C) High-level language	1	1	1
(B) Machine level language (D) Natural language			
2. The ALU makes use of _____ to store the intermediate results. (A) Accumulators (C) Heap	1	1	1
(B) Registers (D) Stack			
3. To reduce the memory access time we generally make use of _____ (A) Heaps (C) SDRAM's	1	1	1
(B) Higher capacity RAM's (D) Cache's			
4. Which unit is used to measure the CPU's processing power? (A) GIPS (C) MIPS	1	2	1
(B) LIPS (D) Nanoseconds			
5. When we perform subtraction on -7 and 1 the answer in 2's compliment form is _____ (A) 1010 (C) 0110	1	3	2
(B) 1110 (D) 1000			
6. The processor keeps track of the results of its operations using a flags called _____. (A) Conditional code flags (C) Type flags	1	1	2
(B) Test output flags (D) Status flags			
7. The most efficient method followed by computers to multiply two unsigned numbers is _____. (A) Booth algorithm (C) Restoring algorithm	1	1	2
(B) Bit pair recording of multipliers (D) Non restoring algorithm			
8. For the addition of large integers most of the systems make use of _____. (A) Fast adders (C) Carry look-ahead adders	1	1	2
(B) Full adders (D) Ripple adder			
9. What does the end instruction do? (A) It ends the generation of a signal	1	1	2
(B) It ends the complete generation process (C) It starts a new instruction fetch cycle and resets the counter			
(D) It is used to shift the control to the processor			
10. The disadvantage/s of the hardwired approach is _____. (A) It is less flexible (C) It is costly	1	1	3
(B) It cannot be used for complex instructions (D) less flexible & cannot be used for complex instructions			

- | | | | |
|--|---|---|---|
| 11. The contention for the usage of a hardware device is called _____.
(A) Structural hazard (B) Stalk
(C) Deadlock (D) Data Hazard | 1 | 1 | |
| 12. Each stage in pipelining should be completed within _____ cycle.
(A) 1 (B) 2
(C) 3 (D) 4 | 1 | 1 | |
| 13. The average number of steps taken to execute the set of instructions can be made to be less than one by following _____.
(A) ISA (B) Pipe-lining
(C) Super-scaling (D) Sequential | 1 | 1 | 4 |
| 14. The cost of a parallel processing is primarily determined by :
(A) time complexity (B) switching complexity
(C) circuit complexity (D) Space complexity | 1 | 1 | 4 |
| 15. The ultimate goal of a compiler is to,
(A) Reduce the clock cycles for a programming task. (B) Reduce the size of the object code.
(C) be versatile. (D) be able to detect even the smallest of errors. | 1 | 1 | 4 |
| 16. In a system with a 16 bit address bus, what is the maximum number of 1K byte memory devices it could contain
(A) 16 (B) 64
(C) 256 (D) 65536 | 1 | 1 | 4 |
| 17. The main purpose of having memory hierarchy is to _____.
(A) Reduce access time (B) Provide large capacity
(C) Reduce propagation time (D) Reduce access time & Provide large capacity | 1 | 1 | 5 |
| 18. Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the execution of the same instruction which processor is faster.
(A) A (B) B
(C) Both take the same time (D) Insufficient information | 1 | 1 | 5 |
| 19. The counter that keeps track of how many times a block is most likely used is _____.
(A) Count (B) Reference counter
(C) Use counter (D) Probable counter | 1 | 1 | 5 |
| 20. An effective way to introduce parallelism in memory access is by _____.
(A) Memory interleaving (B) TLB
(C) Pages (D) ILP | 1 | 1 | 5 |

PART - B (5 × 4 = 20 Marks)

Answer any 5 Questions

Marks BL CO

- | | | | |
|---|---|---|---|
| 21. Breakdown the connections between processor and memory with a neat sketch and explain. | 4 | 4 | 1 |
| 22. Illustrate the method of storing multi-byte data types with an example. | 4 | 2 | 1 |
| 23. Perform multiplication of 110*111 using shift add multiply method | 4 | 3 | 2 |
| 24. Explain the process of instruction execution for the following instruction
Mov R1,R2 | 4 | 4 | |
| 25. Justify why instruction level parallelism is limited in practice. | 4 | 5 | |

- | | | | |
|--|---|---|---|
| 26. Explain the cause of the cache coherence problem in multi-core CPUs and offer a solution. | 4 | 5 | 4 |
| 27. Name the structure of bistable latch made from cross-coupled inverters and access transistors. Describe its advantages and applications. | 4 | 4 | 5 |

PART - C (5 × 12 = 60 Marks)

Answer all Questions

Marks BL CO

- | | | | |
|---|----|---|---|
| 28. (a) Relate the various functional units of a computer and explain their significance with a neat sketch. | 12 | 3 | 1 |
| (OR) | | | |
| (b) Explain the following arithmetic function $f = (L1 * L2) / 2 + (L3 / L5)$ in different instruction formats. | | | |
| 29. (a) Compare and contrast the ripple carry adder with carry look ahead adder. Draw the logic circuit to perform sum of 1111+1011 using carry look ahead adder. | 12 | 4 | 2 |
| (OR) | | | |
| (b) Perform division of 1000/0011 using non-restoring division algorithm. | | | |
| 30. (a) In the context of pipelining what is meant by a 'task'? Consider a four segment pipeline, draw the in-space time domain diagram for this pipeline, and derive a formula for speed-up. For a 4 stage pipeline, the time to perform a suboperation in each segment is 20ns for 100 tasks. What is speed-up ratio? | 12 | 5 | 3 |
| (OR) | | | |
| (b) Identify the types of hazards in pipelined architecture. Explain every type using an appropriate example. | | | |
| 31. (a) Compare relative advantages of SIMD and MIMD architectures. Among SIMD and MIMD computers which one would be easier to program Justify. | 12 | 5 | 4 |
| (OR) | | | |
| (b) With help of schematic diagram, determine how associative memory can be realized in a computer architecture. | | | |
| 32. (a) Relate the different methods of asynchronous data transfer ? Explain in detail. | 12 | 4 | 5 |
| (OR) | | | |
| (b) Examine the Virtual address mapping into physical address ? Explain the different methods of writing data into cache memory ? | | | |

* * * * *

