b.	Discuss the platform FPGA components. [FPGA – Field Programmable Gate Array].	10	2	5	4
30. a.	Explain the different levels of parallelism.	10	2	5	4
b.	(OR) Explain in detail the concept of on-chip and off-chip memory.	10	-2	2	3

B.Tech. DEGREE EXAMINATION, MAY 2022

Seventh Semester

18ECE205J – FPGA BASED EMBEDDED SYSTEM DESIGN

Note:			(For the candidates admitted fro	m the a	cademic year 2018-2019 to 2019-202	0)			
(i) (ii)		ove	 t - A should be answered in OMR r to hall invigilator at the end of 40th t - B should be answered in answer 	h minut		et shoul	d be	han	ded
Time	: 21	⁄₂ Ho	urs			Max.	Ma	rks:	75
			PART - A (25 × 1	= 25]	Marks)	Marks	BL	со	PO
			Answer ALL	Questi	ons				
	1.		interrupts are serviced by branch	hing to	the same service program by	1	1	1	1
		` '		. ,	Daisy chaining				
		(C)	Scalar interrupts	(D)	Vector interrupts				
	2.	The	Direct Memory Access (DMA)	contro	oller has register.	1	1	1	1
		(A)	4	(B)	2				
		(C)	3	(D)	1				
	3.	Mag	netic sensors also take advantag	ge of th	ne point.	1	1	2	1
		_	Curie	_	Melting				
		(C)	Heating		Sublimation				
	4.		and memory.		only one "Zero" location for both	1	1 ,	1	1
			Von Neumann memory		-				
		(C)	Memory	(D)	CPU				
	5.	Α_	1	1	2	1			
			nple, failure of a fire alarm syste						
t.			Soft real-time system						
		(C)	Hard real – time system	(D)	Continuous system				
. *-	6.		interrupt- request line is a part of	of the		1	1	2	1
		(A)	Data line	(B)	Control line				
		(C)	Address line	(D)	Lacth				
	7.	Afte	r the completion of the DMA	transi	fer, the processor is notified by	1	1	2	1
		(A)	Acknowledge signal	(B)	Interrupt signal				
		(C)	Data signal	(D)	Address signal				
	8.	Prog	rammable system on chip (SOC	C) devi	ces are	1	1	2	1
		_	Dynamically configurable	,	Not configurable				
		(C)	Not reprogrammable		Not dynamically configurable				

Page 4 of 4

	9.	The time required for an input data t	to settle the triggering	1 1 2	1	20.		nes separately compiled modules of a	•	1	4 4	
		edge of clock is known as 'Setup time	e'.				program into a form suitable for e	xecution is called				
			(B) During				(A) Assembler					
			(D) Between				(C) Cross compiler	(D) Debugger				
	10.	The maximum data transfer supporte	ed by USB3.0 and USB3.1 standards	1 1 2	1	21.	leads to concurre	ncy.	1	1	5 4	
		are respectively.					(A) Serialization	(B) Parallelism				
		(A) 5 MBits/sec and 10 MBits/sec	(B) 5 GBits/ sec and 10 MBits/sec				(C) Serial processing	(D) Distribution				
		(C) 5 GBits/ sec and 10 GBits/sec		*								
		(C) 3 GBILLY SEE WHO 10 GBILLY SEE	(B) 1111B166 500 and 10 112B166 500			22.	The on-chip memory which is	s local to every multithreaded Single	1	1	6 1	
	11	The first sten in design flow mode	el to figure out what the product is	1 1 3	1			stream (SIMD) processor is called.				
		required to do is	ito figure out what the product is				(A) Local memory					
			(B) Requirements				(C) Flash memory	(D) Stack				
		` -	(D) Integration				(c) Trash memory	(D) bluck				
		(C) Design	(D) integration			22	The ac processors operate in	with a processor on the	1	1	6 1	
	10	A11 C.11	- 1 41 - Counting lites to standers and	1 1 3	1	25.	same buses and with the same ins					
			l, and the functionality test performed									
		in stage of design p					(A) Parallel	(B) Series				
			(B) Requirements				(C) Bit stream	(D) Sequence stream				
		(C) Design	(D) Integration					41.1	1	1	6 1	
				1 1 1	2	24.	A program segment chosen for pa		1	1	0 1	
	13.	Xlinx refers to the function gene	erators within the FPGA fabric as	1 1 4	3		(A) Grain	(B) Cluster				
				_			(C) Work station	(D) Node				
		1 ,	(B) Slice									
		(C) Pulse width modulation	(D) Universal development board			25.	The go/done model is actually a		1	1	6 4	
							(A) Multithreaded model	(B) Network on chip model				
	14.	The virtex5 FPGA are built from	input LUTs.	1 1 4	2		(C) Single thread model	(D) Coprocessor model			- 9	L
		(A) 2	(B) 4									
		(C) 6	(D) 8				$PART - B (5 \times 1)$	10 = 50 Marks)	Marks	BL	CO PO	1
							Answer ALl	L Questions				
	15.	FPGA is a type of		1 1 5	5 1							
		(A) Single purpose processor	(B) Application specific processor			26. a.	Explain in detail on different type	es of embedded sensors.	10	2	1 1	
			(D) General purpose processor				7 8					
		. ,										
	16.						(0)	R)				
		The idea of is the grou		1 1 5	5 3	b.	`	*	10	2	1 1	
8			uping of specific sets of instructions in	1 1 5	5 3	b.	Explain the Embedded system pe	*	10	2	1 1	
3		an application.	uping of specific sets of instructions in	1 1 5	5 3		Explain the Embedded system pe	*			1 1	
8		an application. (A) Partitioning	uping of specific sets of instructions in (B) Composition	1 1 5	5 3		`	*				
*		an application.	uping of specific sets of instructions in	1 1 5	5 3		Explain the Embedded system per Explain 8051 Instruction set.	rformance with neat diagram.				
	17	an application.(A) Partitioning(C) Decomposition	uping of specific sets of instructions in (B) Composition		5 3 3 2	27. a.	Explain the Embedded system per Explain 8051 Instruction set.	rformance with neat diagram. R)	10	2		
	17.	an application.(A) Partitioning(C) DecompositionA monitor is a primitive type of a	aping of specific sets of instructions in (B) Composition (D) Functioning			27. a.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO	rformance with neat diagram.	10	2	1 1	
	17.	 an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger 	uping of specific sets of instructions in (B) Composition (D) Functioning (B) Simulator			27. a.	Explain the Embedded system per Explain 8051 Instruction set.	rformance with neat diagram. R)	10	2	1 1	
	17.	an application.(A) Partitioning(C) DecompositionA monitor is a primitive type of a	aping of specific sets of instructions in (B) Composition (D) Functioning			27. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture.	R) OC3 (PSCO – programmable system on	10	2	1 1 2 3	
		an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler	uping of specific sets of instructions in (B) Composition (D) Functioning (B) Simulator (D) Assembler		3 2	27. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration of configuration in the concept of configuration.	rformance with neat diagram. R)	10	2	1 1 2 3	
	17. 18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but	uping of specific sets of instructions in (B) Composition (D) Functioning (B) Simulator	1 1 3	3 2	27. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture.	R) OC3 (PSCO – programmable system on	10	2	1 1 2 3	
		an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other.	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on	1 1 3	3 2	27. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram.	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5	10	2	1 1 2 3	
		an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on (B) Network	1 1 3	3 2	27. a. b. 28. a.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram.	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5	10	2 2	1 1 2 3 4 3	
		an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other.	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on	1 1 3	3 2	27. a. b. 28. a.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram. (O) Explain the different configuration of the configuration of the concept of the configuration of the concept of the configuration of the configu	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5	10	2 2	1 1 2 3	
	18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge (C) Router	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on (B) Network (D) Node	1 1 5	3 2	27. a. b. 28. a.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram.	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5	10	2 2	1 1 2 3 4 3	
	18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge (C) Router One Time Programmable (OTP) dev	(B) Composition (D) Functioning (B) Simulator (D) Assembler (B) Simulator (D) Assembler (B) Network (D) Node	1 1 5	3 2 8 2	27. a. b. 28. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram. (O) Explain the different configuration programmable Gate Amay).	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5 R) ation modes of FPGA (FPGA – Field	10	2 2 2	1 1 2 3 4 3	
	18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge (C) Router One Time Programmable (OTP) dev (A) Sram and fusible link	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on (B) Network (D) Node vices are (B) Fusible link and antifuse	1 1 5	3 2 8 2	27. a. b. 28. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram. (O) Explain the different configuration of the configuration of the concept of the configuration of the concept of the configuration of the configu	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5 R) ation modes of FPGA (FPGA – Field	10	2 2 2	1 1 2 3 4 3	
	18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge (C) Router One Time Programmable (OTP) dev	(B) Composition (D) Functioning (B) Simulator (D) Assembler (B) Simulator (D) Assembler (B) Network (D) Node	1 1 5	3 2 8 2	27. a. b. 28. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram. (O) Explain the different configuration programmable Gate Amay). Explain the two major concepts and the system per set of the period of the peri	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5 R) ation modes of FPGA (FPGA – Field and measures in system design.	10	2 2 2	1 1 2 3 4 3	
	18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge (C) Router One Time Programmable (OTP) dev (A) Sram and fusible link	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on (B) Network (D) Node vices are (B) Fusible link and antifuse	1 1 5	3 2 8 2	27. a. b. 28. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram. (O) Explain the different configuration programmable Gate Amay).	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5 R) ation modes of FPGA (FPGA – Field and measures in system design.	10	2 2 2	1 1 2 3 4 3	
	18.	an application. (A) Partitioning (C) Decomposition A monitor is a primitive type of a (A) Debugger (C) Compiler is used to interfacts but the other. (A) Bridge (C) Router One Time Programmable (OTP) dev (A) Sram and fusible link	(B) Composition (D) Functioning (B) Simulator (D) Assembler s master on one bus and a bus slave on (B) Network (D) Node vices are (B) Fusible link and antifuse	1 1 5	3 2 8 2	27. a. b. 28. a. b.	Explain the Embedded system per Explain 8051 Instruction set. (O) With neat diagram explain PSO chip) architecture. Explain the concept of configuration with a neat diagram. (O) Explain the different configuration Programmable Gate Amay). Explain the two major concepts as (O)	R) OC3 (PSCO – programmable system on able logic blocks used in Xilinx vritex 5 R) ation modes of FPGA (FPGA – Field and measures in system design.	10 10 10	2 2 2	1 1 2 3 4 3 5 4	