						_
Reg. No	1 1	1 1		- 1	1 1	
200						

B.Tech/M.Tech(Integrated) DEGREE EXAMINATION, NOVEMBER 2023

Third Semester

21CSS201T - COMPUTER ORGANISATION AND ARCHITECTURE

(For the candidates admitted during the academic year 2022-2023 onwards)

Note:

i. Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40th minute.

ii Part - B and Part - C should be answered in answer booklet.

ii. Part - B and Part - C should be answered in answer booklet. Time: 3 Hours					Max. Marks: 75			
	PART - A $(20 \times 1 = Answer all Que$		Marks	BL	СО			
1.	Decimal 43 in Hexadecimal and BCD num (A) B2, 0100 0011 (C) B2, 0011 0100	(B) 2B, 0100 0011 (D) 2B, 0100 0011	1	2	pood.			
2.	The 2's complement representation of -17 (A) 01110 (C) 01111	is (B) 11110 (D) 10001	1	2	1			
3.	The Excess-3 code of 23 is (A) 0101 0011 (C) 0010 0110	(B) 0010 0000 (D) 0101 0110	1 3	1	1			
4.	The equivalent gate is		. 1	2.	1			
	AOT I	· N Y						
	B. Lout	0						
	(A) NOR (C) NAND	(B) AND (D) OR						
5.	RTN stands for	(B) Register Transfer Notation (D) Regular Transfer Notation	1	1	2			
6.	The ALU makes use of to store the (A) Registers (C) Accumulators	he intermediate results. (B) Heap (D) Stack	1	1	2 =			
7.	The addressing mode, where you directly s (A) Direct (C) Relative	specify the operand value is (B) Definite (D) Immediate	1	2	2			
8.	An 24 bit address generates an address spa (A) 1024 (C) 16,777,216	(B) 4096 (D) 1,048,576	1	2	2			
9.	What are the three components of representation?		1	1	3			
	(A) Sign, Mantissa and exponent	(B) Sign, integer part and fractional part.						
	(C) Mantissa, exponent and bias.	(D) Sign, exponent and base.						

10.	How many AND gates, Half Adders and Full Adders are required for 4X4 Array Multiplier?				3
	(A) 16,4,8 (C) 8,4,8	(B) 16,8,4 (D) 8,4,4			
11.	The bits 1 & 1 are recorded as in b (A) -1 (C) +1	oit-pair recording. (B) 0 (D) both -1 and 0	1	2	3
12.	What is the value when the bit stream "1101 (A) 00110100 (C) 01000100	(B) 01110100 (D) 01000111	-1	2	3
13.	Which register in the processor is single-dir (A) MDR (C) MAR	ectional? (B) PC (D) Temp	1	1	4
14.	The Program Counter gets incremented (A) After the instruction decoding (C) After the IR instruction gets executed	(B) After the fetch cycle(D) After the read cycle	1 .		4
,15.	In multiple Bus organisation, the registers at (A) Register file (C) Register Block	re collectively placed and referred to as (B) Set registers (D) Map registers	1	1	4
16.	If the instruction, Add R1, R2, R3 is execunumber of steps required to execute is (A) 3 (C) ~1	ted in a system that is pipe-lined, then the (B) ~2 (D) 6	1	2 *	4
17.	ARM processors are basically designed for (A) Main frame systems (C) Mobile systems	(B) Distributed systems (D) Super computers	1	1	5
18.	SIMD stands for (A) Simple Instruction Multiple Decoding (C) Sequential Instruction Multiple Decoding	(B) Single Instruction Multiple Data (D) System Information Mutable Data	1	1 .	5 = -
19.	Processor which is complex and expensive to (A) RISC (C) Multi-core	to produce is (B) EPIC (D) CISC	Ĩ	1	5
20.	The cost of a parallel processing is primarily (A) time complexity (C) circuit complexity	y determined by: (B) switching complexity (D) power complexity	1	2	5
	PART - B (5 × 8 = 40 Marks) Answer all Questions				CO
21.	marks)	1's and 2's complement method. (4	8	3	1
	(b) i) Implement F=(A'+B) (C+D') E' us ii) Convert Binary "1010" into Gray c implement the conversion. (4 marks)	•			

22.	(a) What is an addressing mode? What is the need for addressing in a computer system? Explain the various addressing modes with suitable examples (OR)	8	4	2
	(b) Draw the Functional units of the computer and illustrate the connections between the processor and the memory.			
23.	(a) Multiply -10 X - 4 using Booth Algorithm and Bit Pair Recoding. (OR)	8	3	3
	(b) Divide 10 / 3 using Non-Restoring Method. Show the operations performed in each step.		* .	
24.	(a) Draw the Single Bus Organization and explain the execution of an instruction.	8	3	4
	(OR) (b) Explain the classes of Hazards that degrades the performance of Pipe lining.			
	(b) Explain the classes of flazards that degrades the performance of tipe mining.			
25.	(a) What are the architecture of Flynn's Classification? Explain. (OR)	8	4	5
	(b) Discuss the features, advantages and disadvantages of ARM Processor.			
	PART - C (1 × 15 = 15 Marks) Answer any 1 Questions	Mar	ks BL	СО
26.	What is the main disadvantage of Ripple Carry Adder? Explain how it is avoided in Carry Look Ahead Adder using a 4-bit Adder design.	15	4	3
27.	i) Evaluate (A+B) * (C+D) using all 4 types of addressing instructions. (8 Marks) ii) Write an Assemble Language Program to add and subtract 16-bit numbers using 8086. (7 marks)	15	4	2

* * * * *

