	Pre-conditions: $R_0 = 0 \times 00000000$ $R_1 = 0 \times 00005000$ $mem32[0 \times 00005000] = 0 \times 05050505$ $mem32[0 \times 00005004] = 0 \times 060060606$ (i) Instruction 1: LDR R_0 , $[R_1, \#4]$! (ii) Instruction 2: LDR R_0 , $[R_1, \#4]$ (iii) Instruction 3: LDR R_0 , $[R_1]$, $\#4$				
ii.	Examine the updated values in the memory location and registers after the execution of SWP instruction for the given pre-condition. Pre-condition: $MEM32[0\times5000] = 0\times87654321$ $R_0 = 0\times00000000$	5	3	1	1
	$R_1 = 0 \times 22221111$ $R_2 = 0 \times 00005000$ SWP R_0 , R_1 , $[R_2]$				
h i	(OR) Explain the architecture of ARM microprocessor with a neat diagram.	5	2	1	1
	Draw and describe the complete register sets associated with ARM processor.	5	2	1	1
27. a.	Explain the concept of relocating interrupt service routine address from interrupt vector table.	10	2	2	1
b.	(OR) Write an embedded C program to generate the time delay of 500 ms for the LED connected in port D 6 th pin using timer implementation. Show the time delay calculation for the same program.	10	3	2	1
28. a.	Explain the fundamental concepts of semaphores and classify the difference between binary semaphore and counting semaphore. (OR)	10	2	3	1
b.	Illustrate the concept of process management along with discuss the method of loading processes into physical memory of a microcontroller.	10	3	3	1
29. a.	Explain how the threads are executed by the scheduler for five threaded implementations of blocked state.	10	3	4	1
b.	(OR) Explain the concept of fixed scheduling along with write a program to create four thread control blocks.	10	2	4	1
30. a.	Explain the internal block diagram and operation of direct memory access controller with neat diagram.	10	2	5	1
b.i.	(OR) Illustrate the electrical interface between the micro-controller and the electrical cable with a neat diagram.	5	3	5	1
ii.	Draw and describe the Ethernet data packet in communication systems.	5	3	5	1

*	*	*	*	>

Reg. No.													
----------	--	--	--	--	--	--	--	--	--	--	--	--	--

B.Tech. DEGREE EXAMINATION, DECEMBER 2022

Sixth and Seventh Semester

18ECC313J – EMBEDDED HARDWARE AND OPERATING SYSTEMS (For the candidates admitted from the academic year 2018-2019 to 2019-2020)

Note: (i) Part - A should be answered in OMR sheet within first 40 minutes and OMR sheet should be handed over to hall invigilator at the end of 40 th minute. (ii) Part - B should be answered in answer booklet. Time: 2½ Hours Max. Marks: 75 PART - A (25 × 1 = 25 Marks) Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000 3. Each instruction in ARM machines is encoded into word.
over to hall invigilator at the end of 40 th minute. (ii) Part - B should be answered in answer booklet. Time: 2½ Hours Max. Marks: 75 PART - A (25 × 1 = 25 Marks) Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
(ii) Part - B should be answered in answer booklet. Time: 2½ Hours PART - A (25 × 1 = 25 Marks) Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
PART – A (25 × 1 = 25 Marks) Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFF (D) MVN R0, # 0×00FF0000
PART – A (25 × 1 = 25 Marks) Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, #0× FFFFFFFF (B) MOV R0, #0×00FF0000 (C) STR R0, #0×FFFFFFF (D) MVN R0, #0×00FF0000
Answer ALL Questions 1. The main importance of ARM microprocessors is providing operation with (A) Low cost and low power (B) High degree of multitasking consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFF (D) MVN R0, # 0×00FF0000
 The main importance of ARM microprocessors is providing operation with 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
consumption (C) Low error or glitches (D) Efficient memory management 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
 2. Identify which of the following instruction is used to load constant vales in ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
ARM instruction. (A) LDR R0, # 0× FFFFFFFF (B) MOV R0, # 0×00FF0000 (C) STR R0, #0×FFFFFFF (D) MVN R0, # 0×00FF0000
(C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
(C) STR R0, #0×FFFFFFFF (D) MVN R0, # 0×00FF0000
2 Feeb instruction in APM mechines is encoded into word 1 2 1 1
(A) 2 bytes (B) 4 bytes (C) 8 bytes (D) 10 bytes
4. The ability to shift or rotate in the same instruction along with other 1 2 1 1 operation is performed with the help of
(A) Barrel shifter (B) Switching circuit (C) Arithmetic shifter unit (D) Logical switching circuit
(C) Arithmetic shifter unit (D) Logical switching circuit
5. For the given pre-condition, find the post-condition values after the 1 2 1 1 execution of QADD instruction:
Pre-condition: CPSR = nzcvqiFt_SVC
$R0 = 0 \times 000000000$
R1=0×70000000
R2=0×7FFFFFFF
QADD R0, R1, R2
Post-condition: CPSR =? And R0=?
(A) CPPSR= nZcvqiFT_SVC and (B) CPSR=nzCvqiFt_SVC and
R0=0×FFFFFFF R0=0×FFFFFFFF
(C) CPSR=nzcvQiFt_SVC and (D) CPSR=nzcVQiFt_SVC and R0=0×7FFFFFFFF R0=0×7FFFFFFFF

Page 1 of 4

02DF6&7-18ECC313J

02DF6&7-18ECC313J

o.	The interrupt vector table consists		1	1	2	1		17.	To implement the sleep function, we could to each TCB and	1	1	4	1
	(A) Stack pointer	(B) Program counter							call it sleep.				
	(C) Link register	(D) Instruction pointer							(A) Sub a timer (B) Add a timer				
									(C) Sub a counter (D) Add a counter				
7	debug menu executes a	single-step into a function, and executes	. 1	1	2	1			(C) Sub a counter (D) Aud a counter				
/.		single-step into a function, and executes		•									
	the current instruction line.								The Little's theorem states	1	1	4	1
	(A) Step	(B) Step over							(A) $R = \frac{N}{T}$ (B) $T = \frac{N}{T}$				
	(C) Step in	(D) Step out							$R = \frac{1}{T}$				
									(C) I $M \cdot D$ (D) $M \cdot I \cdot D$				
8.	The vector interrupt controller has	sinterrupt request inputs.	1	1	2	1			(C) $L = N * R$ (D) $N = L * R$				
•	(A) 8	(B) 16											
								19.	A thread is in thestate when it is waiting for some external	1	1	4	1
	(C) 32	(D) 64							event.	20			
									(A) Ready (B) Running				
9.	The systick time is used as a	timer in cortex-M architecture.	1	1	2	1	,		(C) Blocked (D) Suspended				
	(A) Local	(B) Global							(b) Suspended				
	(C) Aperodic	(D) Periodic						20	Too male a suit 1 - 1 1 CC - 1	1	2	4	1
	() I.	(=) 1 1110 1110							Too make a spin-lock semaphore more efficient	1	2	7	1
10	The register consists	of bits for match and capture interrupts in	1	1	2	1			(A) Place a suspend in the while (B) Place a wait in the while loop				
10.	I DC2124	of one for match and capture interrupts in			2	1			loop				
	LPC2124 microcontroller timer.								(C) Remove the suspend from (D) Remove the wait from while				
	(A) TOTCR	(B) T1TCR						X.	while loop loop				
	(C) TOIR	(D) TOTC											
	·							21	protocol is designed to work on microcontrollers with as	1	2	5	1
11.	is the process of se	ending multiple bits of data over a single	1	1	3	1		21.					_
	wire.	one of the state o							little as 10 KB of RAM.				
	(A) Parallel communication	(B) Serial communication							(A) MQTT (B) COAP				
	` '								(C) TCP (D) HTTP				
	(C) I/O communication	(D) Peripheral transfer											
								22.	Astands between two networks and passes frames from one	1	2	5	1
12.	does not require to	call an operating system and cause an	1	1	3	1			network to another.		_		
	interrupt to the kernel.	1 0 ,											
	(A) Context switching	(B) Task switching							(A) Switch (B) Connectors				
	(C) Process switching	(D) Thread switching							(C) Gateway (D) Router				
	(C) Trocess switching	(D) Thread switching											
12	TTL		1		2			23.	Thelayer communicates with the Ethernet bus.	1	1	5	1
15.		puter to execute multiple threads at the	1	1	3	1			(A) PHY (B) DLL				
	same time.								(C) MAC (D) OSI				
	(A) Parallel programming	(B) Serial programming							(b) 001				-12
	(C) USB programming	(D) Sequential programming						24	The is a digital autout with a constant named but womishle	1	1	5	1
		, , ,							The is a digital output with a constant period, but variable	-		-	
14	A thread is one that ru	ins infrequently	1	1	3	1			duty cycle.				
550	(A) Periodic	1 2			_	-			(A) ADC (B) DAC				
	` '	(B) Sporadic							(C) PWM (D) PCM				
	(C) Aperiodic	(D) Independent											
								25.	is the fraction of properly detected events.	1	1	5	1
15.	are integer varial	bles that are used to solve the critical	1	1	3	1			(A) Prevalence (B) Sensitivity				
	section problem.									, .			
	(A) Timers	(B) Counters				¥5			(C) Specificity (D) Precision				
	(C) Semaphores	(D) Processes											
	(C) Domaphores	(D) IIUCCSCS											
1.0	A : 1: 1:		1	1	4	1			$PART - B (5 \times 10 = 50 \text{ Marks})$	I arks	BL	CO	PO
	Ais a signaling mechan		1	1	4	1			Answer ALL Questions				
	(A) Semaphore	(B) Mutex						27					
	(C) Spinlock	(D) Tokens						26 a i	For the given pre-condition, illustrate and find the post-condition values	5	3	1	1
									after the execution of single-register transfer load instructions for various				-
									addressing modes				
									addressing modes				

Page 2 of 4

02DF6&7-18ECC313J

Page 3 of 4