

### Notations:

Enc – encryption

Dec – decryption

AD – associated data

PT – plaintext

CT – ciphertext


Below calculations have been performed based on attached SAEAES and AES (NIST.FIPS.197) specification documents.

For primary variant of SAEAES, AES parameters are:  $N_k = 4$ ,  $N_b = 4$  and  $N_r = 10$ .


Simulation clock period  $T_{clk} = 20$  ns. (Refer 1\_assumptions\Assumptions)

### Case 1: Base case of empty AD and PT

Hash:




Encryption:



Decryption:

$$\underline{C = \lambda}$$



Decryption clock cycles calculation is similar to encryption clock cycles calculation for base case  $\lambda$ .

From above figures,  $E_k$  algorithm can be replaced with AES Enc.

Overall assumptions:

1. One-time overhead of key expansion
2. 1 clock cycle is consumed for each program internal memory access
3. All intermediate XOR operations occur within the same clock cycle as feeding input or getting output from  $E_k$

Hence. clock cycles for base case encryption/decryption can be calculated as below:

$$SAEAES \text{ Enc/Dec} = 3 * AES \text{ Enc}$$

## AES Key Expansion

```
KeyExpansion(byte key[4*Nk], word w[Nb*(Nr+1)], Nk)
begin
  word temp

  i = 0

  while (i < Nk)
    w[i] = word(key[4*i], key[4*i+1], key[4*i+2], key[4*i+3])
    i = i+1
  end while

  i = Nk

  while (i < Nb * (Nr+1))
    temp = w[i-1]
    if (i mod Nk = 0)
      temp = SubWord(RotWord(temp)) xor Rcon[i/Nk]
    else if (Nk > 6 and i mod Nk = 4)
      temp = SubWord(temp)
    end if
    w[i] = w[i-Nk] xor temp
    i = i + 1
  end while
end

Note that Nk=4, 6, and 8 do not all have to be implemented;
they are all included in the conditional statement above for
conciseness. Specific implementation requirements for the
Cipher Key are presented in Sec. 6.1.
```

**Figure 11. Pseudo Code for Key Expansion.<sup>2</sup>**

Assumptions:

1. Each AES key input is obtained from bdi using SIPO in 4 cycles.
2. A word from key's bytes elements is obtained in 1 cycle.
3. RotWord and Rcon obtains result in 1 cycle.
4. SubWord takes 1 cycle to obtain result for each word input.
5. Each w[.] element gets updated in 1 cycle inside a while-loop iteration.

$$\begin{aligned}\text{Hence, Key Setup Cycles} &= 4 + (Nk * 1) + (Nb * (Nr + 1) - 1 - Nk) \\ &= 4 + 4 + (4 * 11 - 1 - 4) \\ &= 47\end{aligned}$$

$$\text{Key Setup Time} = 47 * T_{Clk} = 47 * 20 \text{ ns} = 940 \text{ ns.}$$

## AES Enc

```
Cipher(byte in[4*Nb], byte out[4*Nb], word w[Nb*(Nr+1)])
begin
  byte state[4,Nb]

  state = in

  AddRoundKey(state, w[0, Nb-1])           // See Sec. 5.1.4

  for round = 1 step 1 to Nr-1
    SubBytes(state)                         // See Sec. 5.1.1
    ShiftRows(state)                       // See Sec. 5.1.2
    MixColumns(state)                     // See Sec. 5.1.3
    AddRoundKey(state, w[round*Nb, (round+1)*Nb-1])
  end for

  SubBytes(state)
  ShiftRows(state)
  AddRoundKey(state, w[Nr*Nb, (Nr+1)*Nb-1])

  out = state
end
```

Figure 5. Pseudo Code for the Cipher.<sup>1</sup>

Before the for-loop, the **state** variable is initialized in 1 clock cycle followed by AddRoundKey function call where each word of **w** for Nb blocks are added to **state** in 1 cycle.

Each iteration of for-loop takes 4 cycles due to update of **state** variable in each instruction. Thus entire for-loop takes  $4 * (Nr - 1)$  cycles.

After the for-loop, additional 3 cycles are taken to update **state** variable.

Thus AES Encryption Cycles =  $1 + 1 + 4 * (Nr - 1) + 3 = 5 + 4 * 9 = 41$

AES Encryption Time =  $41 * T_{Clk} = 41 * 20 \text{ ns} = 820 \text{ ns}$ .

Finally SAEAES Encryption Time =  $3 * 820 = 2,460 \text{ ns}$

<b>Total duration to generate CT = Key Setup Time + Encryption Time = 3,400 ns</b>
--

### Case 1:

#### Simulation results:

Refer Case1\_Vivado\_Console and Case1\_Vivado\_Waveform

Expected Encryption Time =  $940 + 3 * 820 \text{ ns} = 3,400 \text{ ns}$

Actual Encryption Time = 2,540 ns

Deviation (savings) = 860 ns = 43 clock cycles


Decryption not applicable due to empty PT.

### Case 2: Non-empty AD and empty PT


### Case 3: Empty AD and non-empty PT

### Case 4: Non-empty AD and non-empty PT


Hash:



Encryption:



Decryption:



Due to non-empty AD blocks,

$$\begin{aligned}\text{Key Setup Cycles} &= 4 + (N_k * 1) + (N_b * (N_r + 1) - 1 - N_k) \\ &= 4 + 4 + (4 * 11 - 1 - 4) \\ &= 47\end{aligned}$$

Hence Key Setup Time = 940 ns.

Assumptions of Case 1 apply to current case as well.

Encryption and decryption durations change due to non-empty AD, PT and CT inputs.

Let number of AD blocks = a, PT/CT blocks = p.

Number of times  $E_k$  is called for Hash = a

Number of times  $E_k$  is called for Encryption/Decryption = p + 1

Similar to Case 1, assuming all intermediate input and output processing steps for an  $E_k$  block to take place in the first or last cycle of that  $E_k$  block,

SAEAEs Encryption/Decryption Cycles

= Key Setup Cycles + (a + p + 1) \* AES Encryption Cycles

= 47 + (a + p + 1) \* 41

<b>SAEAEs Encryption/Decryption Time = 940 + (a + p + 1) * 820 ns.</b>
--

SAEAEs Throughput:

T – clock period in  $\mu$ s, f – clock frequency in MHz, throughput in Mbits/s

a = 1, p = 1, Tclk = T

Encryption/Decryption Cycles = 47 + 3 \* 41 = 170

Number of CT bits = 64

Number of Tag bits = 128

Total output bits = 64 + 128 = 192

<b>Throughput = 192 / 170 * T = 1.13 * f</b>
--

### **Case 2:**

#### **Simulation results:**

Refer Case2\_Vivado\_Console and Case2\_Vivado\_Waveform

Expected Encryption Time =  $940 + (2 + 0 + 1) * 820 \text{ ns} = 3,400 \text{ ns}$

Actual Encryption Time = 3,500 ns

Deviation (delay) = 100 ns = 5 clock cycles

Decryption not applicable due to empty PT.

### **Case 3:**

#### **Simulation results:**

Refer Case3\_Vivado\_Console and Case3\_Vivado\_Waveform

Expected Encryption/Decryption Time =  $940 + (0 + 2 + 1) * 820 \text{ ns} = 3,400 \text{ ns}$

Actual Encryption Time = 3400 ns

Deviation = 0 ns = 0 clock cycles

Actual Decryption Time =  $4240 - 3825 + 2980 \text{ ns} = 3,395 \text{ ns}$

Deviation (savings) = 5 ns = 0.25 clock cycles

### **Case 4:**

#### **Simulation results:**

Refer Case4\_Vivado\_Console and Case4\_Vivado\_Waveform

Expected Encryption/Decryption Time =  $940 + (2 + 2 + 1) * 820 \text{ ns} = 5,040 \text{ ns}$

Actual Encryption Time (till Tag calculation) = 5240 ns

Deviation (delay) = 200 ns = 10 clock cycles

Actual Decryption Time (till Tag verification) =  $6100 - 5245 + 4380 \text{ ns} = 5,235 \text{ ns}$

Deviation (delay) = 195 ns = 9.75 clock cycles