

Homework - 3

CS2323 - Computer Architecture

1. Given: 6 staged pipeline processor (p)
Delays - 130, 125, 110, 132, 135, 145 ps.
Pipeline register delay - 12 ps.

- a) # instructions to be executed - 1000
(n)

I.C (

cycles required (with pipeline and no
start cycles) $= n + p - 1$

$$= 1000 + 6 - 1$$

$$= 1005$$

Clock cycle = Delay of the longest
Longest delay + 1 pipeline
register
delay
(if any)

$$\text{Clock cycle} = (145 + 12) \text{ ps}$$

$$= 157 \text{ ps}$$

$$\therefore \text{Total execution time} = 1005 \times 157$$
$$= 157785 \text{ ps}$$

b) Now 20% of the cycles incur a 1 cycle stall

∴ 200 extra cycles

$$\begin{aligned}\text{Additional time} &= 200 \times 157 \\ &= 31400 \text{ ps}\end{aligned}$$

$$\begin{aligned}\text{Total time} &= (157785 + 31400) \text{ ps} \\ &= 189185 \text{ ps}\end{aligned}$$

2) Given: P1 is a 5 stage ideal processor with 800ps latency
P2 is similar to P1 but includes multi instructions increasing the latency of ALU by 250ps but reduces instruction count by 10%.

a) For P1, clock cycle = time for each stage (as it's equally divided)

$$\text{Min clock cycle} = \frac{800}{5} = 160 \text{ ps}$$

For P2, clock cycle = longest stage delay (i.e. the ALU stage) = $160 + 250 = 410 \text{ ps}$

b) Lets say P1 has to execute x instructions.

\therefore P2 executes $0.9x$ instructions

$$T_{P1} = I.C_{P1} \times (\text{Clock cycle})_{P1}$$

$$T_{P2} = I.C_{P2} \times (\text{Clock cycle})_{P2}$$

$$T_{P1} = (x + 5 - 1) \times 160 \text{ ps}$$

As its a pipelined processor
Actual I.C. = $n + p - 1$

$$\begin{aligned} T_{P1} &= (x + 4) 160 \\ &= (160x + 640) \text{ ps} \end{aligned}$$

$$\begin{aligned} T_{P2} &= (0.9x + 5 - 1) \times 410 \\ &= (0.9x + 4) \times 410 \\ &= (369x + 1640) \text{ ps} \end{aligned}$$

x cannot be non negative and
for any $x \geq 0$, $T_{P2} > T_{P1}$

\therefore P1 executes a given code in smaller time.

$$c) \quad \cancel{I.C}_{p1} = 5000 \text{ (given)}$$

$$n_{p2} = 5000 \times 0.9 \\ = 4500$$

$$I.C_{p1} = n_{p1} + p - 1 \\ = 5000 + 5 - 1 \quad (p = 5) \\ = 5004$$

$$I.C_{p2} = 4504$$

$$T_{p1} = I.C_{p1} \times \text{Clock cycle } p1 \\ = (5004 \times 160) \text{ ps} \\ = 800640 \text{ ps}$$

$$T_{p2} = I.C_{p2} \times \text{Clock cycle } p2 \\ = (4504 \times 410) \text{ ps} \\ = 1846640 \text{ ps}$$

3. Original code -

1	add	x14	x12	x11
2	add	x15	x14	x12
3	ld	x13	8(x13)	
4	ld	x12	0(x14)	
5	and	x13	x15	x13
6	ld	x11	4(x13)	
7	sd	x13	0(x15)	

a) add x14 x12 x11 # R. instruction
 nop requires 2 nops
 nop to counter
 add x15 x14 x12 data hazard
 ld x13 3(x13)
 ld x12 0(x14) # Only 1 nop
 nop as ld x12 0(x14)
 and x13 x15 xx13 acts as a nop.
 nop
 nop # Same as above.
 ld x11 4(x13)
 sd x13 0(x15)

i) 2 x14 data accesses made
 successively in line 1 and 2
 ∴ 2 nops for writeback of line 1
 to be completed before decode of
 line 2

ii) x13 is accessed in line 3 & 5
 line 4 acts as a nop and ∴
 one more nop is required to
 avoid data hazard

iii) x13 accessed successively in line
 5 & 6. Handled as in (i)

b) No nops required as pipeline registers allow for the forwarding of the required data to the appropriate stage.