

# CS2323 - Computer Architecture

## Lab - 6 (Cache Simulator)

Soham Rajesh Pawar  
CS22BTECH11055

November 12, 2023

## 1 Coding Approach

The program is implemented in C++ for Cache Simulation. Here is an overview of the coding approach:

### 1.1 Class block

The program defines a class called `block`, which stores the tag (when converted to an integer).

Listing 1: class block

```
1      class block{
2
3      private:
4          int tag;
5
6      public:
7          block(int val) : tag(val){}
8          int get() {return tag;}
9      };
```

### 1.2 Parsing the Input

The program uses functions like `substr()`(inbuilt), `Hex_to_Binary()`, `Extend()` and `stoul()`(inbuilt) to parse the input, convert the parsed hexadecimal string to binary string, extend the binary string to 32 bits and convert the binary strings to integer.

#### 1.2.1 Hex\_to\_Binary()

Listing 2: Hex\_to\_Binary() function

```
1      string HexToBinary(const string& hexString) {
2
3          string binary = "";
4
5          size_t start = (hexString.size() > 2 && hexString.
6                          substr(0, 2) == "0x") ? 2 : 0;
7
8          for (size_t i = start ; i < hexString.size() ; ++i) {
9
10             int decimal;
11
12             if (isdigit(hexString[i])) decimal = hexString[
13                 i] - '0';
```

```

12         else decimal = toupper(hexString[i]) - 'A' +
13             10;
14         binary += bitset<4>(decimal).to_string();
15     }
16
17     return binary;
18 }

```

### 1.2.2 Extend()

Listing 3: Extend() function

```

1 string Extend(const string& binary) {
2
3     int zeros = 32 - binary.length();
4
5     string extended_binary = string(zeros, '0') + binary;
6
7     return extended_binary;
8 }

```

## 1.3 Handling Direct Mapped Cache and Set Associative Cache.

Listing 4: Logic to handle non associative caches.

```

1 if (associativity > 0) {
2
3     int index_bits = (int)(log(index) / log(2));
4     int tag_bits = address_bits - (index_bits + block_bits);
5     vector<block> cache[index];
6     for (int i = 0 ; i < index ; i++) {
7
8         vector<block> set;
9         cache[i] = set;
10    }
11
12    while (getline(access_file, line)) {
13
14        bool in_set = 0;
15        int mode;
16        int word_request_set;
17        int word_request_tag;
18        string word_request_address;
19        mode = (line[0] == 'R' ? 1 : 0);
20        word_request_address = Extend(HexToBinary(line.substr
21            (3)));
22        word_request_tag = stoul(word_request_address.substr(0,
23            tag_bits), nullptr, 2);
24        word_request_set = stoul(word_request_address.substr(
25            tag_bits, index_bits), nullptr, 2);
26
27        block processor_call(word_request_tag);
28
29        for (int i = 0 ; i < cache[word_request_set].size() ; i
30            ++){

```

```

28         if (cache[word_request_set].at(i).get() ==
29             word_request_tag) {
30
31             total_hits++;
32             in_set = 1;
33             if (replace == "LRU") {
34
35                 cache[word_request_set].erase(
36                     cache[word_request_set].
37                     begin() + i);
38                 cache[word_request_set].
39                 push_back(processor_call);
40             }
41             break;
42         }
43     }
44
45     if (!in_set) {
46
47         total_misses++;
48
49         if (mode || write != "WT") {
50
51             if (cache[word_request_set].size() <
52                 associativity) cache[
53                 word_request_set].push_back(
54                 processor_call);
55             else {
56
57                 if (replace == "LRU") cache[
58                     word_request_set].erase(
59                     cache[word_request_set].
60                     begin());
61                 else if (replace == "FIFO")
62                     cache[word_request_set].
63                     erase(cache[word_request_set]
64                             .begin());
65                 else {
66
67                     random_device seed;
68                     mt19937 gen(seed());
69
70                     uniform_int_distribution
71                     <int> random(0,
72                         cache[
73                         word_request_set].
74                         size() - 1);
75                     cache[word_request_set]
76                     .erase(cache[
77                         word_request_set].
78                         begin() + random(gen
79                             ));
80                 }
81
82                 cache[word_request_set].
83                 push_back(processor_call);
84             }
85         }
86     }

```

```

64         }
65
66         cout << "Address : " << line.substr(3) << ", Set : " <<
            hex << showbase << word_request_set << (in_set == 1
            ? ", Hit" : ", Miss") << ", Tag : " << hex <<
            showbase << word_request_tag << endl;
67     }
68 }

```

## 1.4 Handling Fully Associative Cache.

Listing 5: Logic to handle fully associative cache.

```

1  else {
2
3      int tag_bits = address_bits - block_bits;
4      vector<block> cache;
5
6      while (getline(access_file, line)) {
7
8          bool in_set = 0;
9          int mode;
10         int word_request_tag;
11         string word_request_address;
12         mode = line[0] == 'R' ? 1 : 0;
13         word_request_address = Extend(HexToBinary(line.substr
            (3)));
14         word_request_tag = stoul(word_request_address.substr(0,
            tag_bits), nullptr, 2);
15
16         block processor_call(word_request_tag);
17
18         for (int i = 0 ; i < cache.size() ; i++) {
19
20             if (cache.at(i).get() == word_request_tag) {
21
22                 total_hits++;
23                 in_set = 1;
24                 if (replace == "LRU") {
25
26                     cache.erase(cache.begin() + i);
27                     cache.push_back(processor_call)
28                     ;
29                 }
30                 break;
31             }
32
33         }
34
35         if (!in_set) {
36
37             total_misses++;
38
39             if (mode || write != "WT") {
40
41                 if (cache.size() < index) cache.
42                     push_back(processor_call);
43                 else {

```

```

41
42         if (replace == "LRU") cache.
43             erase(cache.begin());
44         else if (replace == "FIFO")
45             cache.erase(cache.begin());
46         else {
47             random_device seed;
48             mt19937 gen(seed());
49
50             uniform_int_distribution
51                 <int> random(0,
52                     cache.size() - 1);
53
54             cache.erase(cache.begin
55                 () + random(gen));
56
57         }
58     }
59
60     cache.push_back(processor_call);
61
62 }
63
64 cout << "Address : " << line.substr(3) << (in_set == 1
65     ? ", Hit" : ", Miss") << ", Tag : " << hex <<
66     showbase << word_request_tag << endl;
67
68 }
69
70 }

```

## 2 Explanation

Using the configurations provided in the config file number of sets, index\_bits, block\_bits and other useful quantities are calculated. These are then used to create a data structure which can model the behaviour of the required cache.

For a non associative cache an array of vector of the object block proves to be a useful data structure to simulate the cache. For a fully associative cache a vector of the object block is sufficient.

The crux of the problem is to realise that the only difference between the read and write modes appears when the writeback policy is **WriteThrough** and the status of the word is a miss.

In every other case if the status is a hit we renew block(only if the replacement policy is LRU) and update the hit counter

And if the status is a miss we check if the corresponding set(the whole cache in case of fully associative cache) has reached maximum occupancy(i.e the associativity). If not then we append the block to the set, else we remove the victim based on the policy of replacement and then append the block to the set. Finally we update the miss counter.

In case the writeback policy is **WriteThrough** then on a miss we only update the miss counter.

## 3 Conclusion

The program successfully simulates a cache with the given configuration settings and correctly prints the data regarding the requested word. There is error handling included in the code, however it is not as robust as an actual simulator that could be found online as that is not the point of the assignment.