

In this second part of the tutorial, having explored the basic CUDA programming model in part one, we will now take a closer look at how the programming model maps to the hardware architecture and discuss various low-level aspects that are crucial for performance.




#### example.cu

```
__global__ void add_vectors_kernel(float* c, const float* a, const float* b, int N)
{
   int i = blockIdx.x * blockDim.x + threadIdx.x;
   if (i < N)
        c[i] = a[i] + b[i];
}</pre>
GPU code
```

```
void add_vectors(float* c, const float* a, const float* b, int N)
{
    constexpr int block_size = 512;
    const int num_blocks = (N + block_size - 1) / block_size;
    add_vectors_kernel<<<num_blocks, block_size>>>(c, a, b, N);
}
CPU code
```

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming



compiler magic



### Parallel Thread Execution (PTX)

- virtual GPU architecture
- intermediate language target
- translated into actual machine code
  - by ptxas.exe
  - by driver at runtime (JIT)
- analogous to LLVM, SPIR-V, DXBC, DXIL
- well-documented

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming



### SASS (Shader Assembly?)

- actual machine instructions
- obtained by disassembling .cubin
- not really documented
  - superficial documentation in CUDA Toolkit
  - nvdisasm.exe
  - some insights to be found in NVIDIA patents
  - various reverse engineering efforts

05.05.2021 - 06.05.2021

**CUDA** and Applications to Task-based Programming



### **CUDA Build Process: Summary**

- factor CUDA C++ into host and device parts
  - compiled separately
- generated host code
  - takes care of loading matching GPU binary stored in .exe
  - translate kernel<<<...>>>(...) syntax into API calls
- "Fat Binary" can contain both
  - PTX for various compute capabilities
    - allows the binary to target unknown architecture
  - precompiled machine code for specific GPU architectures
    - optimal performance on certain known devices

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming



# **CUDA: Level 2**

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming





## **GPU Architecture Recap**

- Basic Premise: We have more work than we have cores.
- instead of waiting for long-running operation: switch to other task
- Prerequisites:
  - enough work → massively parallel workload
  - very fast context switching

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming








# Warp Scheduling


- each warp scheduler can schedule to a number of
  - Δ111c
    - FP32, INT32, FP64, tensor cores
  - special function units
    - sqrt, exp, ...
  - · load/store units
- thread context for multiple warps resident on chip
  - latency hiding
- · every clock cycle:
  - warp scheduler elects eligible warp
  - · schedules instruction from that warp



































# Warp Scheduling: Control Flow

- SIMT/SIMD execution
  - one control flow, multiple data paths
  - spend more silicon on raw computation
- What about branches?





### **Control Flow**

- unconditional branches
   all threads jump to target
   no problem
   f();
   goto x;
- uniform branches if (blockIdx.x < 16) {
  - all threads conditionally jump to target
  - no problem
- non-uniform branches
  - some threads jump to target, others don't
  - problem

```
if (threadIdx.x < 16)
{
     ...
}</pre>
```


}



#### **Classic SIMT Execution**

- 32 threads (1 warp) execute in **SIMT** fashion
  - 1 program counter shared per warp
  - divergent paths leave threads inactive
    - whole warp has to execute each branch sequentially
  - reconverge after divergent section







#### **Control Flow**

- implement via Predication
  - mask off threads that are not in active branch
- what about branches in branches?
  - what about branches in branches in branches?

• ...

- Branch Stack
  - push mask of active threads
  - run first half
  - pop mask of active threads
  - run other half

```
if (A)
{
    if (B)
    {
        if (C)
        {
            ...
        }
        else
        {
            ...
        }
    }
else
    {
        ...
    }
}
```



# Example 1

```
__global__ void test(int* out, int N)
{
    unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
    if (tid < N)
    {
        out[tid] = N;
    }
}</pre>
```

https://godbolt.org/z/7csfx5



### **Example 1: Predication**

```
test(int*, int):
MOV R1, c[0x0][0x44]
S2R R0, SR_CTAID.X
S2R R3, SR_TID.X
IMAD R0, \overline{R0}, \overline{c[0x0][0x28]}, R3
ISETP.GE.U32.AND P0, PT, R0, c[0x0][0x148], PT
@PØ EXIT
 ISCADO R2.CC, R0, c[0x0][0x140], 0x2
MOV32I R3, 0x4
MOV R4, c[0x0][0x148]
IMAD.U32.U32.HI.X R3, R0, R3, c[0x0][0x144]
ST.E [R2], R4
EXIT
                                            __global__ void test(int* out, int N) {
.L_1:
BRA `(.L_1)
                                               unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
.L_22:
                                                  out[tid] = N;
```

.CC condition code register, single-bit register to hold carry flag store uses register pair (R2, R3) for 64-bit address IMAD.U32.U32.HI.X R3, R0, R3, c[0x0][0x144] computes upper 32-bit for address to store to



# Example 2

```
__global__ void test(int* out, int N)
{
    unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
    if (tid < N)
    {
        if (tid % 2 == 0)
            out[tid] = out[tid] + 2;
        else
            out[tid] = out[tid] - 8;
    }
}</pre>
```

https://godbolt.org/z/4vT1bK



### **Example 2: Predication**

```
test(int*, int):
MOV R1, c[0x0][0x44]
 S2R R0, SR_CTAID.X
S2R R3, SR_TID.X
IMAD R0, R0, c[0x0][0x28], R3
ISETP GE.U32.AND P0, PT, R0, c[0x0][0x148], PT
@P0 EX
 ISCADO R2.CC, R0, c[0x0][0x140], 0x2
 MOV32I R3, 0x4
 IMAD.U32.U32.HI.X R3, R0, R3, c[0x0][0x144]
 LOP32I.AND R0, R0, 0x1
 LD.E R4, [R2]
 ISETP.NE.U32.AND P0, PT, R0, 0x1, PT
@!P0 1ADD321 R5, R4, -0x8
@!P0 ST.E [R2], R5
@!P0 EXIT
                                                        __global__ void test(int* out, int N) {
 IADD32I R4, R4, 0x2
                                                           unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
 ST.E [R2], R4
                                                           if (tid % 2 == 0)
    out[tid] = out[tid] + 2;
else
    out[tid] = out[tid] - 8;
 EXIT
.L_1:
BRA `(.L_1)
.L_22:
```



# Example 3

```
__device__ void A();
__device__ void B();
__device__ void C();

__global__ void test()
{
    unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
    if (tid < 16)
    {
        A();
    }
    else
    {
        B();
    }

    C();
}</pre>
https://godbolt.org/z/qPY64h
```



### **Example 3: Branch Stack**

```
test():

MOV R1, c[0x0][0x44]

S2R R0, SR_CTAID.X

SSY `()=2)

S2R R3, SR_TID.X

IMAD R0, R0, c[0x0][0x28], R3

ISETP.GE. J32.AND P0, PT, R0, 0x10, PT

@IP0 Bh. (.L_3)

JCAL (_ZBV)

NOP.S

.L_3:
0xFFFFFFFF → 0xFFFFFFFF →
                                                                                                                                                           Branch Stack

      0XFFFFFFF
      →

      0XFFFFFFFF
      →

      0XFFFFFFFF
      →

      0XFFFFFFFF
      →


      0XFFFFFFFF
      →


                                                                                                                                                 0xFFFFFFF .L_2
                                                                                                                                                 0x0000FFFF .L_3
0xFFFFFFF → 
0xFFFF0000 →
0xFFFF0000 →
0x0000FFFF →
                                                                                                                        __global__ void test() {
0x0000FFFF →
0x0000FFFF →
                                                                                                                              unsigned int tid = blockIdx.x * blockDim.x + threadIdx.x;
0xFFFFFFF →
0xfffffff →
0xfffffff →
0xfffffff →
                                     JCAL `(_Z1Cv)
                                                                                                                               if (tid < 16)
                                     MOV RZ, RZ
                                                                                                                                    A();
                                                                                                                                    B();
```




# **Independent Thread Scheduling**

- program counter per thread
- schedule branches instead of warps
  - forward-progress guarantee for all branches
- ullet better utilization: one branch not ready ullet the other one might be










# The Memory Hierarchy

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming

35


Memory tends to be \*the\* bottleneck in any modern system. And GPUs are no exception. In fact, given the massive amount of parallel computation that is typically taking place on a GPU at any given moment, the effect of memory on performance is arguably even more pronounced on the GPU than we might be used to from working on the CPU. Thus, in many ways, GPU programming really is all about making the most of the GPU's memory subsystem.





# **CUDA Memory Spaces**

- multiple paths to fetch from memory
- different trade-offs
- special-purpose hardware
- exposed in CUDA in the form of memory spaces



05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming



#### **CUDA Memory Spaces Overview**

- Global Memory
  - shared by all threads on the device
  - read and write
  - cached (L2\$ and L1\$)
  - general-purpose data store
- Local Memory
  - private to each thread
  - · register spills, stack
  - · read and write
  - cached (L2\$ and L1\$)
- Registers
  - · private to each thread

- Shared Memory
  - shared by threads within the same block
  - low-latency communication
- Texture Memory
  - · read-only
  - spatially-local access
  - hardware filtering, format conversion, border handling
- Constant Memory
  - read-only
  - · optimized for broadcast access

38


In CUDA, these hardware resources are exposed in the form of a number of memory spaces, each with different properties designed for different kinds of access patterns. CUDA applications take advantage of the various capabilities found within the GPU's memory system by placing and accessing data in the corresponding CUDA memory space.

We will now have a more detailed look at each one of these memory spaces and what they have to offer.



### **Global Memory**

- general-purpose data store
- backed by device memory
  - use for input and output data
  - linear arrays
- relatively slow
  - bandwidth: ≈ 300–700 GiB/s (GDDR5/6 vs HMB2)
  - non-cached coalesced access: 375 cycles
  - L2 cached access: 190 cyclesL1 caches access: 30 cycles
- ⇒ crucial to utilize caches
- ⇒ access pattern important



39

The most important memory space is global memory. It corresponds to device memory and is accessible to all threads running on the GPU. As a result of this wide scope, memory accesses potentially have to bubble all the way up to, or all the way down from device memory. Making use of the available caches is, thus, vital for performance.



### **Global Memory: Caches**

- purpose not the same as CPU caches
  - much smaller size (especially per thread)
  - goal is not minimizing individual access latency via temporal reuse
  - instead: smooth-out access patterns
- don't try cache blocking like on the CPU
  - 100s of threads accessing L1\$
  - 1000s of threads accessing L2\$
  - · use shared memory instead

Example:
68 SMs
2048 threads per SM
5120 KiB of L2\$
128 KiB of L1\$

→ 64 B L1\$, 37 B L2\$ per thread

40

If we look at a current high-end gaming GPU with 68 multiprocessors, up to 2048 resident threads per multiprocessor, 5120 KiB of L2 cache, and 128 KiB of L1 cache, we are left with 64 Bytes of L1 and about 37 Bytes of L2 cache per thread.



Sector 3

### **Global Memory: Transactions**

- memory access granularity / cacheline size
  - L1\$ / L2\$: 32 B / 128 B ( 4 sectors of 32 B )
- stores
  - write-through for L1\$
  - write-back for L2\$
- memory operations issued per warp
  - threads provide addresses
  - · combined to lines/segments needed
  - requested and served
- try to get coalescing per warp
  - · align starting address
  - access within a contiguous region
  - · ideal: consecutive threads access consecutive memory locations

One cacheline is 128 Bytes, which is split into 4 sectors of Size 32 Bytes. Memory Transactions are 32 Byte long and only actually requested 32 Byte sectors are read from memory.

128 B alignment

32 B sector

Sector 0

Sector 1

128 B L1 cache line

Sector 2




## **Granularity Example 1/4**


```
__global__ void testCoalesced(int* in, int* out, int elements)
{
    int block_offset = blockIdx.x*blockDim.x;
    int warp_offset = 32 * (threadIdx.x / 32);
    int laneid = threadIdx.x % 32;
    int id = (block_offset + warp_offset + laneid) % elements;
    out[id] = in[id];
}
```

testCoalesced done in 0.065568 ms ⇔ 255.875 GiB/s

thread id



128 Bytes






## Granularity Example 2/4


```
__global__ void testMixed(int* in, int* out, int elements)
{
  int block_offset = blockIdx.x*blockDim.x;
  int warp_offset = 32 * (threadIdx.x / 32);
  int elementid = (threadIdx.x * 7) % 32;
  int id = (block_offset + warp_offset + elementid) % elements;
  out[id] = in[id];
}
```

testCoalesced done in 0.065568 ms ⇔ 255.875 GiB/s testMixed done in 0.068128 ms ⇔ 246.26 GiB/s

thread id




128 Bytes








## **Granularity Example 3/4**


```
template<int offset>
     global void testOffset(int* in, int* out, int elements)
     int block_offset = blockIdx.x*blockDim.x;
int warp_offset = 32 * (threadIdx.x / 32);
int laneid = threadIdx.x % 32;
int id = ((block_offset + warp_offset + laneid) * offset) % elements;
                                             testCoalesced -> 255.875 GiB/s
     out[id] = in[id];
                                             testOffset<2> -> 134 GiB/s testOffset<4> -> 72.9 GiB/s
                                             testOffset<8> -> 36.8 GiB/s testOffset<32> -> 17.2 GiB/s
thread id
                              9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
                                                                           128 Bytes
```














## Granularity Example 4/4

```
__global__ void testScattered(int* in, int* out, int elements)
{
  int block_offset = blockIdx.x*blockDim.x;
  int warp_offset = 32 * (threadIdx.x / 32);
  int elementid = threadIdx.x % 32;
  int id = ((block_offset + warp_offset + elementid) * 121) % elements;
  out[id] = in[id];
}
```

testCoalesced done in 0.0655 ms  $\Leftrightarrow$  255.875 GiB/s testOffset<32> done in 0.972 ms  $\Leftrightarrow$  17.2605 GiB/s testScattered done in 2.0385 ms  $\Leftrightarrow$  8.23 GiB/s





#### **Granularity Example Summary**

- access pattern within 128 Byte segment does not matter
- offset between data → more requests need to be handled
- peak performance not met due to computation overhead
- more scattered data access slower with GDDR RAM



#### **Vector Loads / Stores**

- many kernels bandwidth bound
  - ever copy operation consists of four steps
    - compute load & store address (IMAD)
    - load (LD) & store (ST)

```
__global__ void device_copy_scalar_kernel(int* d_in, int* d_out, int N) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    for (int i = idx; i < N; i += blockDim.x * gridDim.x) {
        d_out[i] = d_in[i];
    }
}

/*0058*/ IMAD R6.CC, R0, R9, c[0x0][0x140]
/*0060*/ IMAD.HI.X R7, R0, R9, c[0x0][0x144]
/*0068*/ IMAD R4.CC, R0, R9, c[0x0][0x148]
/*0070*/ LD.E R2, [R6]
/*0070*/ IMAD.HI.X R5, R0, R9, c[0x0][0x14c]
/*0090*/ ST.E [R4], R2
```



```
__global__ void copy(int* __restrict d_out, const int* __restrict d_in, int N)
{
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    for (int i = idx; i < N; i += blockDim.x * gridDim.x)
        d_out[i] = d_in[i];
}</pre>
```

```
enjoy Vienma
Eurographics
2 0 2 1
=
__global__ void copy(int* __restrict d_out, const int* __restrict d_in, int N) {
    int idx = blockIdx.x * blockDim.x + threadIdx.x;
    for (int i = idx; i < N; i += blockDim.x * gridDim.x)</pre>
                                                                         copy(int*, int const*, int):
        d_out[i] = d_in[i];
                                                                          MOV R1, c[0x0][0x28]
                                                                          S2R R0, SR_CTAID.X
                                                                          S2R R3, SR_TID.X
                                                                          IMAD R0, R0, c[0x0][0x0], R3
                                                                          ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT
                                                                          @P0 EXIT
                                                                         .L_1:
                                                                         MOV R5, 0x4
                                                     address to load from IMAD.WIDE R2, R0, R5, c[0x0][0x168] load LDG.E.CONSTANT.SYS R3, [R2]
                                                       address to store to IMAD.WIDE R4, R0, R5, c[0x0][0x160]
                                                                          MOV R7, c[0x0][0xc]
                                                                          IMAD R0, R7, c[0x0][0x0], R0
                                                                    ISETP.GE.AND P0, PT, R0, c[0x0][0x170], PT store STG.E.SYS [R4], R3
@!P0 BRA `(.L_1)
                                                                          EXIT
                                                                         .L_2:
                                                                         BRA `(.L_2)
.L_25:
```

```
enjoy Vienma
Eurographics
2 0 2 1
=
__global__ void copy4(int4* __restrict d_out, const int4* __restrict d_in, int N) {
       int idx = blockIdx.x * blockDim.x + threadIdx.x;
                                                                                                                      copy4(int4*, int4 const*, int):
                                                                                                                       MOV R1, c[0x0][0x28]
S2R R0, SR_CTAID.X
       for (int i = idx; i < N / 4; i += blockDim.x * gridDim.x)</pre>
              d_out[i] = d_in[i];
                                                                                                                        ULDC UR4, c[0x0][0x170]
}
                                                                                                                        USHF.R.S32.HI UR4, URZ, 0x1f, UR4
                                                                                                                       USHF.R.S3Z.HI UN4, UN2, UN2, UN2, UN2, UN2, UN2, UN2, UN3, C[0x0][0x170]
ULEA.HI UR4, UR4, UR5, URZ, 0x2
USHF.R.S32.HI UR4, URZ, 0x2, UR4
IMAD R0, R0, C[0x0][0x0], R3
                                                                                                                        ISETP.GE.AND PO, PT, RO, UR4, PT
                                                                                                                        @P0 EXIT
                                                                                                                       BMOV.32.CLEAR RZ, B0
BSSY B0, `(.L_1)
                                                                                                                       .L_2:
                                                                                                                       .L_2:
MOV R3, 0x10
IMAD.WIDE R4, R0, R3, c[0x0][0x168]
LDG.E 128.CONSTANT.SYS R4, [R4]
IMAD.WIDE R2, R0, R3, c[0x0][0x160]
MOV R9, c[0x0][0xc]
TMAD D0 R9 c[0x0][0x0], R0
                                                                                     address to load from
                                                                                                            load
                                                                                        address to store to
                                                                                                                       IMAD R0, R9, c[0x0][0x0], R0
ISETP.GE_AND P0, PT, R0, UR4, PT
STG.E [128.3YS [R2], R4
@[P0 BRA (.L_2)
                                                                                                           store
                                                                                                                        BSYNC B0
                                                                                                                        EXIT
```




#### **Vector Loads / Stores**

- improve performance by using vectorized loads and stores
  - use vector data types (e.g. int2, float4, uchar4, ...)
    - require aligned data
  - still 6 instructions
    - but loads 2×/4× more data
- can help alleviate impact of suboptimal access pattern
- but slightly increase register pressure
  - more data at once requires more registers to hold



## **Constant Memory**

- read-only
- ideal for data read uniformly by warps
  - e.g.: coefficients, used to pass kernel parameters
- supports broadcasting
  - all threads read same value -> data broadcasted to all threads simultaneously
  - otherwise diverged -> slowdown
- limited to 64 KiB





## **Constant Memory**



### Constant Memory: Example

https://godbolt.org/z/sc1GGTfse




## **Constant Memory: Conclusion**


- only fast if all threads within a warp read the same value
- can be faster than global
- uses different cache hierarchy than global
- compiler can automatically fetch things through constant memory
  - can also be done manually using \_\_ldg() intrinsics



## **Texture Memory**

- cudaArray: image data laid out in memory to optimize data locality for spatially-local access
  - e.g., accesses within 2D region should hit the cache
- Texture Object
  - fetch from cudaArray or Global Memory
  - filtering, border handling, format conversion
  - read-only
- Surface Object
  - read/write cudaArrays
  - concurrent writing and reading as texture: undefined result










#### RowAfterRow: Texture vs Global


```
global__ void deviceLoadRowAfterRow(const uchar4* data, int width, int height, uchar4* out)
{
    uchar4 sum = make_uchar4(0,0,0,0);
    int tid = blockIdx.x * blockDim.x + threadIdx.x;
    int rowid{0}, colid{0};

    while(tid < (height * width))
{
        rowid = tid / width;
        colid = tid % width;
        uchar4 in = data[rowid * width + colid];
        sum.x += in.x; sum.y += in.y; sum.z += in.z; sum.w += in.w;
        tid += (blockDim.x * gridDim.x);
    }
    out[blockIdx.x*blockDim.x + threadIdx.x] = sum;
}</pre>
```














#### ColumnAfterColumn: Texture vs Global

```
global__ void deviceLoadColumnAfterColumn(const uchar4* data, int width, int height, uchar4* out)
{
    uchar4 sum = make_uchar4(0,0,0,0);
    int tid = blockIdx.x * blockDim.x + threadIdx.x;
    int rowid{0}, colid{0};

    while(tid < (height * width))
{
        rowid = tid % height;
        colid = tid / height;
        uchar4 in = tex2D(myTex,colid,rowid);
        sum.x += in.x; sum.y += in.y; sum.z += in.z; sum.w += in.w;
        tid += (blockDim.x * gridDim.x);
    }
    out[blockIdx.x*blockDim.x + threadIdx.x] = sum;
}</pre>
```











#### **Texture vs Global: 1D Access**


- row access is similarly efficient with all types of memory
  - virtually no cache usage
  - slighty better with linear memory layout vs textures
- column access significantly slower for global vs texture
  - texture only slightly slower than row access






#### FilterX: Texture vs Global












#### FilterY: Texture vs Global










#### Random Sampling: Texture vs Global


```
template<int Area>
_global__ void deviceReadRandom(const uchar4* data, int pitch, int width, int height, uchar4* out, int samples){
    uchar4 sum = make_uchar4(0,0,0,0);
    int xin = blockIdx.x*blockDim.x + Area* (threadIdx.x*Area);
    int yin = blockIdx.y*blockDim.y + Area* (threadIdx.y*Area);

    unsigned int xseed = threadIdx.x *9182 + threadIdx.y*91882 + threadIdx.x*threadIdx.y*811 + 72923181;
    unsigned int yseed = threadIdx.x *981 + threadIdx.y*124523 + threadIdx.x*threadIdx.y*327 + 98721121;

    for (int sample = 0; sample < samples; ++sample)
    {
        unsigned int x = xseed*Area;
        unsigned int y = yseed*Area;
        xseed = (xseed * 1587);
        yseed = (yseed * 6971);
        uchar4 in = data[xin + x + (yin + y)*pitch];
        sum.x += in.x; sum.y += in.y; sum.z += in.z; sum.w += in.w;
    }

    yin = (yin + threadIdx.y*Area) * blockDim.y;
    out[xin + threadIdx.x*Area + yin*width] = sum;
}</pre>
```








#### **Texture vs Global: Conclusion**


- prior to Volta
  - Textures tend to perform at least as good, sometimes better
  - put less stress on L2 cache
  - L1 cache free for other tasks
- now
  - advanced Unified Cache (L1 + Tex)
  - Textures still perform best for spatial access pattern
  - but can also be slower if access pattern and cache hits favor linear memory
- unique features: filtering, border handling, format conversion



# **Shared Memory**

- shared access within one block (lifetime: block)
- located on multiprocessor → very fast
- limited size (32–96 KiB)
- crossbar: simultaneous access to distinct 32-Bit banks







## **Shared Memory: Bank Conflicts**

```
global__ void kernel(...)
{
    __shared__ float mydata[32*32];
    ...
    float sum = 0;
    for(uint i = 0; i < 32; ++i)
        sum += mydata[threadIdx.x + i*32]
    ...
    sum = 0;
    for(uint i = 0; i < 32; ++i)
        sum += mydata[threadIdx.x*32 + i]
        sum += mydata[threadIdx.x*32 + i]</pre>
```

91

numbers represent banks



## **Shared Memory: Bank Conflict Resolution**

```
global__ void kernel(...)
{
    __shared__ float mydata[32*(32 + 1)];
    ...
    float sum = 0;
    for(uint i = 0; i < 32; ++i)
        sum += mydata[threadIdx.x + i*33];
    ...
    sum = 0;
    for(uint i = 0; i < 32; ++i)
        sum += mydata[threadIdx.x*33 + i];
    34 5 6 7 8 9 101 1 1
    sum += mydata[threadIdx.x*33 + i];
    34 5 6 7 8 9 101 1 1
    ...
}</pre>
```



• inter-thread communication

```
__global__ void kernel(...)
{
    __shared__ bool run;
    run = true;
    while(run)
    {
        __syncthreads();
        if(found_it())
            run = false;
        __syncthreads();
    }
}
```



- inter-thread communication
- reduce global memory access → manual cache

```
__global__ void kernel(float* global_data, ...)
{
    extern __shared__ float data[];
    uint linid = blockIdx.x*blockDim.x + threadIdx.x;
    //load
    data[threadIdx.x] = global_data[linid];
    __syncthreads();
    for(uint it = 0; it < max_it; ++it)
        calc_iteration(data); //calc
    __syncthreads();
    //write back
    global_data[linid] = data[threadIdx.x];
}</pre>
```



- inter-thread communication
- reduce global memory access → manual cache
- adjust global memory access pattern



- inter-thread communication
- reduce global memory access → manual cache
- adjust global memory access pattern
- indexed access



## Shared Memory use cases

- inter-thread communication
- reduce global memory access → manual cache
- adjust global memory access pattern
- indexed access




- inter-thread communication
- reduce global memory access → manual cache
- adjust global memory access pattern
- indexed access
- combine costly operations

```
global__ void kernel(uint *global_count, ...)
{
    __shared__ uint blockcount;
    blockcount = 0;
    __syncthreads();
    uint myoffset = atomicAdd(&blockcount, myadd);
    __syncthreads();
    if(threadIdx.x == 0)
        blockcount = atomicAdd(global_count, blockcount);
    __syncthreads();
    myoffset += blockcount;
}
```



# Registers vs Shared vs Global Memory





# https://cuda-tutorial.github.io









## References

- NVIDIA, <u>CUDA Programming Guide</u>
- NVIDIA, <u>NVCC Documentation</u>
- NVIDIA, <u>PTX ISA</u>
- NVIDIA, CUDA Binary Utilities
- NVIDIA, Ampere GA102 GPU Architecture Whitepaper, 2020
- E. Lindholm, J. Nickolls, S. Oberman and J. Montrym, <u>NVIDIA Tesla: A Unified Graphics and Computing Architecture</u>, in IEEE Micro, vol. 28, no. 2, pp. 39–55, 2008, doi: 10.1109/MM.2008.31.
- Z. Jia, M. Maggioni, B. Staiger, D. P. Scarpazza, <u>Dissecting the NVIDIA Volta GPU Architecture via Microbenchmarking</u>, arXiv, 2018, arXiv: 1804.06826

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming



#### References

- B. W. Coon, J. R. Nickolls, J. E. Lindholm, S. D. Tzvetkov, <u>Structured programming</u> control flow in a SIMD architecture, 2007, US Patent 7877585B1
- B. W. Coon, J. E. Lindholm, P. C. Mills, J. R. Nickolls, <u>Processing an indirect branch instruction in a SIMD architecture</u>, 2006, US Patent 7761697B1
- B. W. Coon, J. E. Lindholm, <u>Systems and method for managing divergent threads</u> in a <u>SIMD architecture</u>, 2005, US Patent 8667256B1
- J. E. Lindholm, M. C. Shebanow, <u>Tree-based thread management</u>, 2014, US Patent 9830161B2

05.05.2021 - 06.05.2021

CUDA and Applications to Task-based Programming