Fundamentals of Embedded and Fan-Out Packaging

Beth Keser, Ph.D.

- BETH KESER, Ph.D., a recognized global leader in the semiconductor packaging industry
 with over 27 years of experience, received her B.S. degree in Materials Science and
 Engineering from Cornell University and her Ph.D. from the University of Illinois at UrbanaChampaign.
- Beth has developed packaging technology at Motorola, Freescale (NXP), Qualcomm, & Intel.
- Beth's excellence in developing revolutionary electronic packages for semiconductor devices has resulted in 49 patents and patents pending and over 50 publications in the semiconductor industry.
- Beth is an IEEE Fellow & IEEE EPS Distinguished Lecturer


Published Feb 2019

 Beth is currently the Past President of the International Microelectronics Assembly and Packaging Society (IMAPS), North America.



ADVANCES IN EMBEDDED AND FAN-OUT WAFER LEVEL PACKAGING TECHNOLOGIES


Edited by Beth Keser | Steffen Kröhnert




Published Dec 2021




Wafer Level Package





Fan-Out Package





Embeded and Fan-Out Package





























(a) (b)



(a)

(b)







Typical Photosensitive PBO


Typical Photosensitive Polymide


$$\begin{array}{c|c}
H & O & O & H \\
-N-C & C-N-C & -C-OR & -H_2O
\end{array}$$















P = Pad Center V = Via Center








(a) (b)














Original PMIC




60% Reduction in Size


















(a)

(b)

(c)





(a)



(b)







Process Flow	Schematic
Cavity Formation	
Bonding	
Die Placement	
RDL Lamination and Curing	
Planarization	
RDL Process	
Board-Level Assembly	

