nRF52 Series > nRF52832 > nRF52832 Product Specification

UART — Universal asynchronous receiver/transmitter




Figure 1. UART configuration

Functional description

Listed here are the main features of UART.

The UART implements support for the following features:

- Full-duplex operation
- Automatic flow control
- Parity checking and generation for the 9th data bit

As illustrated in <u>Figure 1</u>, the UART uses the TXD and RXD registers directly to transmit and receive data. The UART uses one stop bit.

Pin configuration

The different signals RXD, CTS (Clear To Send, active low), RTS (Request To Send, active low), and TXD associated with the UART are mapped to physical pins according to the configuration specified in the PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers respectively.

If a value of 0xFFFFFFFF is specified in any of these registers, the associated UART signal will not be connected to any physical pin. The PSELRXD, PSELCTS, PSELRTS, and PSELTXD registers and their configurations are only used as long as the UART is enabled, and retained only for the duration the device is in ON mode. PSELRXD, PSELCTS, PSELRTS and PSELTXD must only be configured when the UART is disabled.

To secure correct signal levels on the pins by the UART when the system is in OFF mode, the pins must be configured in the GPIO peripheral as described in **Pin configuration**.

Only one peripheral can be assigned to drive a particular GPIO pin at a time. Failing to do so may result in unpredictable behavior.

UART pin	Direction	Output value
RXD	Input	Not applicable
CTS	Input	Not applicable
RTS	Output	1
TXD	Output	1

Table 1. GPIO configuration

Shared resources

The UART shares registers and other resources with other peripherals that have the same ID as the UART.

Therefore, you must disable all peripherals that have the same ID as the UART before the UART can be configured and used. Disabling a peripheral that has the same ID as the UART will not reset any of the registers that are shared with the UART. It is therefore important to configure all relevant UART registers explicitly to ensure that it operates correctly.

See the Instantiation table in **Instantiation** for details on peripherals and their IDs.

Transmission

A UART transmission sequence is started by triggering the STARTTX task.

Bytes are transmitted by writing to the TXD register. When a byte has been successfully transmitted the UART will generate a TXDRDY event after which a new byte can be written to the TXD register. A UART transmission sequence is stopped immediately by triggering the STOPTX task.

If flow control is enabled a transmission will be automatically suspended when CTS is deactivated and resumed when CTS is activated again, as illustrated in **Figure 2**. A byte that is in transmission when CTS is deactivated will be fully transmitted before the transmission is suspended. For more information, see **Suspending the UART**.




Figure 2. UART transmission

Reception

A UART reception sequence is started by triggering the STARTRX task.

The UART receiver chain implements a FIFO capable of storing six incoming RXD bytes before data is overwritten. Bytes are extracted from this FIFO by reading the RXD register. When a byte is extracted from the FIFO a new byte pending in the FIFO will be moved to the RXD register. The UART will generate an RXDRDY event every time a new byte is moved to the RXD register.

When flow control is enabled, the UART will deactivate the RTS signal when there is only space for four more bytes in the receiver FIFO. The counterpart transmitter is therefore able to send up to four bytes after the RTS signal is deactivated before data is being overwritten. To prevent overwriting data in the FIFO, the counterpart UART transmitter must therefore make sure to stop transmitting data within four bytes after the RTS line is deactivated.

The RTS signal will first be activated again when the FIFO has been emptied, that is, when all bytes in the FIFO have been read by the CPU, see **Figure 3**.

The RTS signal will also be deactivated when the receiver is stopped through the STOPRX task as illustrated in Figure 3. The UART is able to receive four to five additional bytes if they are sent in succession immediately after the RTS signal has been deactivated. This is possible because the UART is, even after the STOPRX task is triggered, able to receive bytes for an extended period of time dependent on the configured baud rate. The UART will generate a receiver timeout event (RXTO) when this period has elapsed.

To prevent loss of incoming data the RXD register must only be read one time following every RXDRDY event.

To secure that the CPU can detect all incoming RXDRDY events through the RXDRDY event register, the RXDRDY event register must be cleared before the RXD register is read. The reason for this is that the UART is allowed to write a new byte to the RXD register, and therefore can also generate a new event, immediately after the RXD register is read (emptied) by the CPU.




Figure 3. UART reception

As indicated in occurrence 2 in the figure, the RXDRDY event associated with byte B is generated first after byte A has been extracted from RXD.

Suspending the UART

The UART can be suspended by triggering the SUSPEND task.

SUSPEND will affect both the UART receiver and the UART transmitter, i.e. the transmitter will stop transmitting and the receiver will stop receiving. UART transmission and reception can be resumed, after being suspended, by triggering STARTTX and STARTRX respectively.

Following a SUSPEND task, an ongoing TXD byte transmission will be completed before the UART is suspended.

When the SUSPEND task is triggered, the UART receiver will behave in the same way as it does when the STOPRX task is triggered.

Error conditions

An ERROR event, in the form of a framing error, will be generated if a valid stop bit is not detected in a frame. Another ERROR event, in the form of a break condition, will be generated if the RXD line is held active low for longer than the length of a data frame. Effectively, a framing error is always generated before a break condition occurs.

Using the UART without flow control

If flow control is not enabled, the interface will behave as if the CTS and RTS lines are kept active all the time.

Parity configuration

When parity is enabled, the parity will be generated automatically from the even parity of TXD and RXD for transmission and reception respectively.

Registers

Base address	Peripheral	Instance	Description	Configuration	
0x40002000	UART	UART0	Universal Asynchronous Receiver/Transmitter		Deprecated

Table 2. Instances

Register	Offset	Description
TASKS_STARTRX	0x000	Start UART receiver
TASKS_STOPRX	0x004	Stop UART receiver
TASKS_STARTTX	0x008	Start UART transmitter
TASKS_STOPTX	0x00C	Stop UART transmitter
TASKS_SUSPEND	0x01C	Suspend UART
EVENTS_CTS	0x100	CTS is activated (set low). Clear To Send.
EVENTS_NCTS	0x104	CTS is deactivated (set high). Not Clear To Send.
EVENTS_RXDRDY	0x108	Data received in RXD
EVENTS_TXDRDY	0x11C	Data sent from TXD
EVENTS_ERROR	0x124	Error detected
EVENTS_RXTO	0x144	Receiver timeout
SHORTS	0x200	Shortcut register
INTENSET	0x304	Enable interrupt
INTENCLR	0x308	Disable interrupt
ERRORSRC	0x480	Error source
ENABLE	0x500	Enable UART
PSELRTS	0x508	Pin select for RTS
PSELTXD	0x50C	Pin select for TXD
PSELCTS	0x510	Pin select for CTS
PSELRXD	0x514	Pin select for RXD
RXD	0x518	RXD register
TXD	0x51C	TXD register
BAUDRATE	0x524	Baud rate
CONFIG	0x56C	Configuration of parity and hardware flow control

Table 3. Register Overview

SHORTS

Address offset: 0x200

Shortcut register

Bit Id	num	ber		31 30 29 28	3 27	262	2524	23 22	221:	20	191	8 1 7	716	151	413	312	11	1098		3210 A
Re	set 0	x00000000		0 0 0 0	0	0	0 0	0 0	0	0	0 (0 0	0	0 (0 (0	0	0 0 0	0000	0000
ld	RW	Field	Value Id	Value				Des	cript	ion										
A	RW	CTS_STARTRX	Disabled Enabled	0				Sho See Disa Enal	EVE	NTS shor	S_C	TS a						RTRX ta	ask	
В	RW	NCTS_STOPRX	Disabled Enabled	0				Sho See Disa Enal	EVE	NTS shor	S_Nortcu	CTS t						PRX t	ask	

INTENSET

Address offset: 0x304

Enable interrupt

Id	num			31 30 29									F	:						Е	D		СВ
		x00000000	Mala and	0 0 0	0	0	0 (0 0				0	0 0	0	0	0	0 (D	0	0 0 0	0000) (000
Id		Field	Value Id	Value					Des	scrip	tion												
А	RW	CTS	Set Disabled Enabled	1 0 1					See Ena Rea	e EVI	isab	S_0 led	CTS	nter	rup	t fo	or CT	Se	ever	nt			
В	RW	NCTS	Set Disabled Enabled	1 0 1					See Ena Rea	e EVI	isab	S_N oled	NCT S		rup	t fo	or NC	TS	eve	ent			
С	RW	RXDRDY	Set Disabled Enabled	1 0 1					See Ena Rea	e EVI	isab	S_F oled	RXDF		rup	t fo	or RX	DR	RDY	event			
D	RW	TXDRDY	Set Disabled Enabled	1 0 1					See Ena Rea	EVI	ENT:	S_1 led	TXDF		rup	t fo	or TX	DR	DY	event			
Ε	RW	ERROR	Set Disabled Enabled	1 0 1					See Ena Rea	EVI	ENT:	S_E led	RRC		rup	t fo	or ER	RO	Re	vent			
F	RW	RXTO	Set Disabled Enabled	1 0 1					See Ena Rea	EVI	isab	S_F oled	RXT		rup	t fo	or RX	ТС	eve	ent			

INTENCLR

Address offset: 0x308

Disable interrupt

Bit Id	num	ber		31 30 29 28	2726	2524	23 22	2 21 2	20 19	91	817 F	16	151	413	312	11	10 9 E		765 D	4 3	2 1 C B	
Re	set 0	x00000000		0 0 0 0	0 0	0 0	0 0	0 (0 0) (0 0	0	0	0 0	0	0	0 0	0	0000) (0 0	0
ld	RW	Field	Value Id	Value			Des	cript	ion													
А	RW	CTS					See	EVE	to Dis			nteri	rupt	for (CTS	eve	nt					
			Clear	1			Disa			ı.												
			Disabled Enabled	0					sable able													
_	DW	NOTO	Enabled	1											LOT	_						
В	RW	NCTS							to Dis			iteri	rupt	tor	NCT	S ev	/ent					
			Clear	1			Disa		141 S_	_140	013											
			Disabled	0					sable	М												
			Enabled	1					nable													
С	RW	RXDRDY							to Dis				rupt	for	RXD	RDY	eve	nt				
			Clear	1			Disa															
			Disabled	0					sable													
			Enabled	1					able													
D	RW	TXDRDY					See	EVE	to Dis				rupt	for ⁻	ΓXD	RDY	eve	nt				
			Clear	1			Disa															
			Disabled	0					sable													
_	DVA	50000	Enabled	1					able					, ,		0.0		_				
E	RW	ERROR					See	EVE	to Dis				rupt	for	ERR	OR 6	even	Ī				
			Clear	1			Disa															
			Disabled	0					sable													
_		D)/T0	Enabled	1					able							_						
F	RW	RXTO							to Dis				rupt	torl	КХТ	O e	/ent					
			Clear	1			Disa															
			Disabled	0					sable													
			Enabled	1			Rea	ıd: En	able	d												

ERRORSRC

Address offset: 0x480

Error source

ld	t num																											98			-	DC	ВА
Re	eset 0	x00000000		0	0	0	0	0	0	0	(0	0	0	0	0	(0	() ()	0	0	0	0	0	0	0 0	U	0 0	0	0 0	0 0
ld	RW	Field	Value Id	Va	alue)							De	es	crip	tio	n																
A	RW	OVERRUN	NotPresent Present	0									A in Re	sta R)	art KD. d: e	(Pr	is r evi r n		s d ore	ata sei	is			-	rev	iou	s d	ata	stil	l lie:	S		
В	RW	PARITY	NotPresent Present	0									A ch Re	ch iec	ara ck i: d: e	s er rro	er v nab r no	vith led ot p	l. ore	sei		rity	' is	red	eiv	ed,	if I	HW p	oar	rity			
С	RW	FRAMING	NotPresent Present	0									A inp	va pu ea	lid t a d: e	sto fter	p b all		s no s ii ore	ot o n a sei	det ch							al da n red					
D	RW	BREAK	NotPresent	0									Th of wi	ne a ith	se da ou	ta f i pa	da rar rity	ta ii ne.	(T t, a	he Ind	da 11	ata	fra	am	e le	ngt	th i	the I s 10 oit.).		_			
			Present	1														res															

ENABLE

Address offset: 0x500

Enable UART

Bit Id	num	ber		313	302	92	.8	27	'26	2	5 24	2	3 22	21	20	19	18	17	16	15	14	13	12	11	10	98	765		3 2 1 0 A A A A
Re	set 0	k00000000		0	0 () ()	0	0	C	0 0	C	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0	000	0	0000
ld	RW	Field	Value Id	Va	lue)es	crip	tior)													
A	RW	ENABLE	Disabled Enabled	0 4									isa	ble	or d UA UA l	RT	ble	UA	RT										

PSELRTS

Address offset: 0x508

Pin select for RTS

Bit	num	ber		31 30 29 28	27 26 25	24	23	22:	212	20	19	181	171	6	151	41:	312	11	10	98	76	5 4	3 :	210
ld				A A A A	$A\ A\ A$	Α	Α	Α	A	Α	Α	Α.	A A	A	A A	4 Δ	Α	Α	Α	ΑА	ΑА	AA	A	AAA
Re	set 0	xFFFFFFF		1 1 1 1	1 1 1	1	1	1	1	1	1	1	1 1		1	1 1	1	1	1	1 1	1 1	1 1	1	111
ld	RW	Field	Value Id	Value			De	esci	ripti	ion														
А	RW	PSELRTS	Disconnected	[031] 0xFFFFFFF					uml nne			nfig	jura:	tior	n fo	r UA	ART	RTS	siç	gnal				

PSELTXD

Address offset: 0x50C

Pin select for TXD

Bit	num	ber		31 30 2	9 28	27	26	252	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	98	7 (5 5 4	1 3	3 2	1 0
ld				AAA	A	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	ΑА	A	A A A	1	Α	ΑА
Re	set 0	xFFFFFFF		1 1 1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	11	1 '	111	1	1	1 1
ld	RW	Field	Value Id	Value						De	esc	ript	ion																
А	RW	PSELTXD	Disconnected	[031] 0xFFFF	FFFF	=							ber ect		nfiç	gur	atio	n f	or l	JAI	RT -	TXE) si	gnal					

PSELCTS

Address offset: 0x510

Pin select for CTS

Bit	num	ber		31 30 29 28	27 26 25 24	232	2221	20	191	817	16	151	413	12	11	1098	765	4	3210
ld				$A\ A\ A\ A$	A A A A	A	4 A	Α	A	4 A	Α	A	4 A	Α	Α	ААА	AAA	Α	AAAA
Re	set 0	xFFFFFFF		1 1 1 1	1 1 1 1	1	1 1	1	1 1	1 1	1	1	1 1	1	1	1 1 1	111	1	1111
ld	RW	Field	Value Id	Value		De	scrip	tion											
А	RW	PSELCTS	Disconnected	[031] 0xFFFFFFF	:		num			figui	ratio	on fo	r UA	RT (CTS	signa	I		

PSELRXD

Address offset: 0x514

Pin select for RXD

Bit	num	ber		31	30	29	28	27	726	52	5	24	23	3 22	22	21:	20	19	18	3 1 7	716	5 1	5 1	4	13	12	11	10	9 8	8	7 6	5 5	4	3 :	2 1	0
ld				Α	Α	Α	Α	Α	Α	A	4	Α	Α	Α	. /	Α	Α	Α	Α	Α	Α	1	4	Α	Α	Α	Α	Α	AA	Δ	ΑA	λA	Α	A	4 A	·Α
Re	set 0	xFFFFFFF		1	1	1	1	1	1	1	1	1	1	1	•	1	1	1	1	1	1	•	1	1	1	1	1	1	1 1	1	1 1	1	1	1	1 1	1
Id	RW	Field	Value Id	Va	alue	Э							C	es)	cr	ipt	ion																			
A	RW	PSELRXD	Disconnected	-	31 :FFI	-	FFF	=									be ect		nfi	gu	ırat	ion	fo	r l	JA	RT	RX	Ds	ign	al						

RXD

Address offset: 0x518

RXD register

Bit	num	ber		313	30 29	28	27	262	252	24	23 2	22	20	19	181	716	15	14	131	2	111	0 9 8	7	6 5	4	3 2	1 0
ld																							Α	ΑА	Α	ΑА	AA
Re	set 0	x00000000		0	0 0	0	0	0	0	0	0 (0 0	0	0	0 (0 (0	0	0 ()	0	0 0 0	0	0 0	0	0 0	0 0
ld	RW	Field	Value Id	Va	lue						Des	scrip	otion	l													
А	R	RXD									RX buf			eive	ed ir	n pre	viou	ıs tı	ans	fer	s, d	ouble	!				

TXD

Address offset: 0x51C

TXD register

Bit	num	ber		31 30 29 28	27 26 2	524	232	221	20	191	817	16	15	14	1312	11	10 9 8	7 6	5 4	3 2	1 0
ld																		ΑA	AAA	АА	ΑА
Re	set 0	x00000000	כ	0 0 0 0	0 0	0 0	0	0 0	0	0 (0 0	0	0	0	0 0	0	0 0 0	0 0	0 0	0 0	0 0
ld	RW	Field	Value Id	Value			De	scrip	tion												
Α	W	TXD					TX	data	to l	be tr	ansf	erre	ed								

BAUDRATE

Address offset: 0x524

Baud rate

	num	ber			23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0													
ld				AAAA AAAA	A A A A A A A A A A A A A A A A A A A													
Re	set 0	x04000000		0 0 0 0 0 1 0 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0													
ld	RW	Field	Value Id	Value	Description													
Α	RW	BAUDRATE			Baud rate													
			Baud1200	0x0004F000	1200 baud (actual rate: 1205)													
			Baud2400	0x0009D000	2400 baud (actual rate: 2396)													
			Baud4800	0x0013B000	4800 baud (actual rate: 4808)													
			Baud9600	0x00275000	9600 baud (actual rate: 9598)													
			Baud14400	0x003B0000	14400 baud (actual rate: 14414)													
			Baud19200	0x004EA000	19200 baud (actual rate: 19208)													
			Baud28800	0x0075F000	28800 baud (actual rate: 28829)													
			Baud38400	0x009D5000	38400 baud (actual rate: 38462)													
			Baud57600	0x00EBF000	57600 baud (actual rate: 57762)													
			Baud76800	0x013A9000	76800 baud (actual rate: 76923)													
			Baud115200	0x01D7E000	115200 baud (actual rate: 115942)													
			Baud230400	0x03AFB000	230400 baud (actual rate: 231884)													
			Baud250000	0x04000000	250000 baud													
			Baud460800	0x075F7000	460800 baud (actual rate: 470588)													
			Baud921600	0x0EBED000	921600 baud (actual rate: 941176)													
			Baud1M	0x10000000	1Mega baud													

CONFIG

Address offset: 0x56C

Configuration of parity and hardware flow control

Bit Id	num	ber		31 30 29	28	272	625	24	23 2	221	20	19	181	71	5 1	51	413	312	11	10 9	98	76	5 4	3 2 1 0 B B B A
Re	set 0	x00000000		0 0 0	0	0 0	0	0	0 0	0	0	0	0	0 0	() (0	0	0	0 (0 0	0 0 0	0 C	0000
ld	RW	Field	Value Id	Value					Des	crip	tion													
A	RW	HWFC	Disabled Enabled	0					Har Disa Ena	ble	b	ow	con	itrol										
В	RW	PARITY	Excluded Included	0x0 0x7					Pari Exc Incl	ude		-												

Electrical specification

UART electrical specification

Symbol	Description	Min.	Тур.	Max.	Units
f _{UART}	Baud rate for UART ¹ .			1000	kbps
I _{UART1M}	Run current at max baud rate.		55		μА
l _{UART115k}	Run current at 115200 bps.		55		μА
l _{UART1k2}	Run current at 1200 bps.		55		μА
I _{UART,IDLE}	Idle current for UART		1		μΑ
t _{UART,CTSH}	CTS high time	1			μs
t _{UART,} START,LP	Time from STARTRX/STARTTX task to transmission started, low power mode		tuart,start,cl + tstart_hfint		μs
^t UART,START,CL	Time from STARTRX/STARTTX task to transmission started, constant latency mode		1		μs

¹ Higher baud rates may require GPIOs to be set as High Drive, see GPIO chapter for more details.