

Nov - 1st 21, 12 Mem. Lat
200 cyc. Note Title Multiprocessors Branch Predictor: Weakly
Taken. Size of switcher. · Chip->Multiprocessor

- Multiprocessor


- Multiprocessor





MULTI- THREADING

COARSE-GRAAN, FINE GRAIN, SIMULTANEOUS



Prog. 2 -> PIPELINE 1

Prog. 2 -> PIPELINE 2

Hyper threeeling

Prog 1.

Prog 2.

PIPELINE 1

Flynn's Classification

S→ Single I→ Instruction

M→ Multiple. D→ Data.

SISD

MISD

SIMD

mimD

Regulor Sequential

yare

GRAPHICS PROC. Normal VECTOR PROC. Data.

Program.

Vector Processors

A [1--- 127]

B[1--- 127]

([1 - - 127]

C=A+B (Vector Insb.).

Vector entensions in X86 processors:

mmx, SSE (I-IV)

Cache Coherence Split L2 -> Unified L2

Memory Consistency

A=0 B=0

Is the outcome

B=1 A=0 possible?