
Oct 11th Note Title 11-10-2011 Processor Pipeline Design Exceptions:

--> Seg Fault

--> Rage Fault (!!!!)

--> Interrupt.



- 1) Interrupt
- 2) Finish (WB)
- 3) Flush Pipeline
- 4) Save PC of

 193t. in MEM


 Stage
- Load Interrupt handler
- 6) Save the registers
 7) Process interuppt


8) Clear	Interrupt	Request Line.	
9) Reload	the progra	מין	
	-> PC 	us.	
Precise	Exception:	greetion	COMMITTED
7 1 404) 6	Cateptur, 6		VOT
			COMM177ED
<i>[F</i> 1	CD EX	MEM 4	JB

JF ID EX MEM WB

- 1) All enceptions/interrupts one flagged at the WB stage.
- 2) Enternal Interrupt -> Mute the mem 3 tage.
- 3) Internal Exception -> Do NOT make ony changes till you reach WB stage.

Chapter 5 Our view of memory. (Virtual). One large (privale) Memory 1) Trisight:
1) Virtual View of morning
2) Usage per program: MB





page: 4 hB chunk in virtual memory

frome: 4 hB space in real memory,

20 12

VA: 22 bit

address

RA: