

31-08-2012 Note Title Csl 211. ropar @ gmail. com Computer A Computer B 1.2 billion transistors Processor

Program 11 (2) = b+c [2...3.2 ms]) How does the hardware know when inst 1 has finished? Simple Solution: Pass a token from inst 1 to inst. 2

Flow do you know when the adder has finished!



Designor Ensure that the adder can complete its addition by 2ns. (Irrespective of the input) after time (T) the hardware will assume that the addition is over It will use the result for other furposes. Designer guarantee a certain time, T software simulation tools (EDA tool) Electronic Design 2 Automation.



Every circuit element synchronises itself to the bell.

clock frequency = 1

clock cycle

2 GHZ: 500 ps

Refresent time in clack cycles

Latency of adder: 1 eycli multiplier: 2 cycle

+ climinatus the need for tokens

AUJ -> MULT

Google: Overclockers.

CPU Performance: 1
(seconds/Program)

Measure the wall clock time.

Perf = 1
Seconds/APrograms

= # Programs # seconds

= #Programs # insts # cyclus
insts # cyclus # seconds

(IPC) : f (fre

Instructions for cycle]

Colimpton

Tro Perf = IPC x f

insts-per-prog

Performance Equation Hardware, Technology, Signal Integrity Power & Temperature P & C V² f freq.

Supply voltage

Capacifance (V & f) P & f3 (Thum & rule)

- . Double the freq.
- · Power becomes 8 2 mes

IPC > Architecture dependent parameter

insts per program -> Programmer

(olynamid Compiler

Perl & CTechnology & Carchiteture)

Perf d. CTechnology) X. Carchiteture

(f) IPC

insts-per-prog

(combiler)