Contents

reface			i
-		A Basic Computer 3 Structure of a Typical Desktop Computer 3 Computers are Dumb Machines 4 The Language of Instructions 6 Instruction Set Design 7 How to Ensure that an ISA is Complete? 9	1
2	P	Summary 26 Further Reading 27 Exercises 27 PART I ARCHITECTURE: SOFTWARE INTERFACE	21
2.		anguage of Bits	31
	2.1	Logical Operations 32 Positive Integers 40	
	2.2		
		Floating-Point Numbers 56	
	2.5	•	
		Summary 65	
		Further Reading 67	
		Exercises 67	
3.	Assem	ibly Language	71
	3.1	Why Assembly Language 71	
	3.2		
	3.3	SimpleRisc 85	
		Summary 110	
		Further Reading 111	
		Exercises 112	

vi Contents

4.	ARM	Assembly Language	115
	4.1	The Arm® Machine Model 115	
	4.2	Basic Assembly Instructions 116	
	4.3	Advanced Features 132	
	4.4	Encoding The Instruction Set 138	
		Summary 143	
		Further Reading 144	
		Exercises 145	
5.	. x86 Assembly Language		
		Overview of the x86 Family of Assembly Languages 148	
		x86 Machine Model 150	
	5.3	Integer Instructions 157	
		Floating-Point Instructions 178	
		Encoding The x86 ISA 186	
		Summary 189	
		Further Reading 190	
		Exercises 191	
		PART II ORGANISATION: PROCESSOR DESIGN	
6	Logic	Catas Ragistars and Mamorias	107
6.	_	Gates, Registers, and Memories	197
6.	6.1	Silicon-Based Transistors 198	197
6.	6.1 6.2	Silicon-Based Transistors 198 Combinational Logic 204	197
6.	6.1 6.2 6.3	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209	197
6.	6.1 6.2 6.3	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217	197
6.	6.1 6.2 6.3	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229	197
6.	6.1 6.2 6.3	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230	197
6.	6.1 6.2 6.3	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229	197
	6.1 6.2 6.3 6.4	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230	197 233
	6.1 6.2 6.3 6.4	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230	
	6.1 6.2 6.3 6.4	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic	
	6.1 6.2 6.3 6.4 Comp 7.1	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic Addition 233	
	6.1 6.2 6.3 6.4 Comp 7.1 7.2	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic Addition 233 Multiplication 245 Division 257 Floating-Point Addition and Subtraction 264	
	6.1 6.2 6.3 6.4 Comp 7.1 7.2 7.3 7.4 7.5	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic Addition 233 Multiplication 245 Division 257 Floating-Point Addition and Subtraction 264 Multiplication of Floating-Point Numbers 270	
	6.1 6.2 6.3 6.4 Comp 7.1 7.2 7.3 7.4	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic Addition 233 Multiplication 245 Division 257 Floating-Point Addition and Subtraction 264 Multiplication of Floating-Point Numbers 270 Division of Floating-Point Numbers 271	
	6.1 6.2 6.3 6.4 Comp 7.1 7.2 7.3 7.4 7.5	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic Addition 233 Multiplication 245 Division 257 Floating-Point Addition and Subtraction 264 Multiplication of Floating-Point Numbers 270 Division of Floating-Point Numbers 271 Summary 275	
	6.1 6.2 6.3 6.4 Comp 7.1 7.2 7.3 7.4 7.5	Silicon-Based Transistors 198 Combinational Logic 204 Sequential Logic 209 Memories 217 Summary 229 Further Reading 230 Exercises 230 uter Arithmetic Addition 233 Multiplication 245 Division 257 Floating-Point Addition and Subtraction 264 Multiplication of Floating-Point Numbers 270 Division of Floating-Point Numbers 271	

Contents	vii

8.	Proces	ssor Design	280
	8.1	Design of a Basic Processor 280	
	8.2	Units in a Processor 282	
	8.3	The Control Unit 296	
	8.4	1 &	
	8.5	Microprogrammed Data Path 300	
	8.6	Microassembly Language 305	
	8.7	$\boldsymbol{\varepsilon}$	
	8.8	The Microcontrol Unit 321	
		Summary 325	
		Further Reading 326	
		Exercises 326	
9.	Princi	ples of Pipelining	329
	9.1	A Pipelined Processor 329	
	9.2	Design of a Simple Pipeline 332	
	9.3	Pipeline Stages 334	
	9.4	1	
	9.5		
	9.6	Pipeline with Interlocks 347	
		Pipeline with Forwarding 354	
	9.8	11 1	
	9.9		
		Power and Temperature Issues 389	
	9.11	Advanced Techniques* 396	
		Summary 406	
		Further Reading 407 Exercises 408	
		Exercises 400	
		PART III ORGANISATION: SYSTEM DESIGN	
10.	The M	lemory System	415
	10.1	Overview 416	
	10.2	Caches 426	
	10.3	The Memory System 439	
	10.4	Virtual Memory 446	
		Summary 462	
		Further Reading 463	
		Exercises 464	

viii Contents

11.	Multip	processor Systems	468
	11.2 11.3 11.4 11.5	Background 470 Software for Multiprocessor Systems 473 Design Space of Multiprocessors 480 MIMD Multiprocessors 481 SIMD Multiprocessors 512 Interconnection Networks 519 Summary 529 Further Reading 530 Exercises 531	
12.	I/O and	d Storage Devices	537
	12.2 12.3 12.4 12.5 12.6 12.7	I/O System—Overview 538 Physical Layer—Transmission Sublayer 546 Physical Layer—Synchronisation Sublayer 553 Data Link Layer 559 Network Layer 571 Protocol Layer 575 Case Studies—I/O Protocols 579 Storage 590 Summary 610 Further Reading 613 Exercises 613 PART IV APPENDIX	
Appe	endix A	Case Studies of Real Processors	618
11	A.1 A.2	ARM® Processors 618 AMD® Processors 626 Intel® Processors 631	
Appe	endix B	Graphics Processors	637
Inde	B.1 B.2 B.3 B.4 B.5	Overview 637 NVIDIA® Tesla® Architecture 640 Streaming Multiprocessor (Sm) 642 Computation on a GPU 644 CUDA Programs 645	