

Contents

Preface

ix

1. Introduction to Computer Architecture **1**

- 1.1 What is a Computer? 2
- 1.1 A Basic Computer 3
- 1.2 Structure of a Typical Desktop Computer 3
- 1.3 Computers are Dumb Machines 4
- 1.4 The Language of Instructions 6
- 1.5 Instruction Set Design 7
- 1.6 How to Ensure that an ISA is Complete? 9
- 1.7 Design of Practical Machines 19
- 1.8 The Road Ahead 24
- Summary* 26
- Further Reading* 27
- Exercises* 27

PART I ARCHITECTURE: SOFTWARE INTERFACE

2. The Language of Bits **31**

- 2.1 Logical Operations 32
- 2.2 Positive Integers 40
- 2.3 Negative Integers 47
- 2.4 Floating-Point Numbers 56
- 2.5 Strings 63
- Summary* 65
- Further Reading* 67
- Exercises* 67

3. Assembly Language **71**

- 3.1 Why Assembly Language 71
- 3.2 The Basics of Assembly Language 75
- 3.3 *SimpleRisc* 85
- Summary* 110
- Further Reading* 111
- Exercises* 112

4. ARM® Assembly Language	115
4.1 The Arm® Machine Model	115
4.2 Basic Assembly Instructions	116
4.3 Advanced Features	132
4.4 Encoding The Instruction Set	138
<i>Summary</i>	143
<i>Further Reading</i>	144
<i>Exercises</i>	145
5. x86 Assembly Language	148
5.1 Overview of the x86 Family of Assembly Languages	148
5.2 x86 Machine Model	150
5.3 Integer Instructions	157
5.4 Floating-Point Instructions	178
5.5 Encoding The x86 ISA	186
<i>Summary</i>	189
<i>Further Reading</i>	190
<i>Exercises</i>	191
 PART II ORGANISATION: PROCESSOR DESIGN	
6. Logic Gates, Registers, and Memories	197
6.1 Silicon-Based Transistors	198
6.2 Combinational Logic	204
6.3 Sequential Logic	209
6.4 Memories	217
<i>Summary</i>	229
<i>Further Reading</i>	230
<i>Exercises</i>	230
7. Computer Arithmetic	233
7.1 Addition	233
7.2 Multiplication	245
7.3 Division	257
7.4 Floating-Point Addition and Subtraction	264
7.5 Multiplication of Floating-Point Numbers	270
7.6 Division of Floating-Point Numbers	271
<i>Summary</i>	275
<i>Further Reading</i>	276
<i>Exercises</i>	276

8. Processor Design **280**

- 8.1 Design of a Basic Processor 280
- 8.2 Units in a Processor 282
- 8.3 The Control Unit 296
- 8.4 Microprogram-Based Processor 298
- 8.5 Microprogrammed Data Path 300
- 8.6 Microassembly Language 305
- 8.7 Shared Bus and Control Signals 320
- 8.8 The Microcontrol Unit 321
- Summary* 325
- Further Reading* 326
- Exercises* 326

9. Principles of Pipelining **329**

- 9.1 A Pipelined Processor 329
- 9.2 Design of a Simple Pipeline 332
- 9.3 Pipeline Stages 334
- 9.4 Pipeline Hazards 337
- 9.5 Solutions in Software 344
- 9.6 Pipeline with Interlocks 347
- 9.7 Pipeline with Forwarding 354
- 9.8 Support for Interrupts/Exceptions* 369
- 9.9 Performance Metrics 378
- 9.10 Power and Temperature Issues 389
- 9.11 Advanced Techniques* 396
- Summary* 406
- Further Reading* 407
- Exercises* 408

PART III ORGANISATION: SYSTEM DESIGN**10. The Memory System** **415**

- 10.1 Overview 416
- 10.2 Caches 426
- 10.3 The Memory System 439
- 10.4 Virtual Memory 446
- Summary* 462
- Further Reading* 463
- Exercises* 464

11. Multiprocessor Systems 468

- 11.1 Background 470
- 11.2 Software for Multiprocessor Systems 473
- 11.3 Design Space of Multiprocessors 480
- 11.4 MIMD Multiprocessors 481
- 11.5 SIMD Multiprocessors 512
- 11.6 Interconnection Networks 519
 - Summary* 529
 - Further Reading* 530
 - Exercises* 531

12. I/O and Storage Devices 537

- 12.1 I/O System—Overview 538
- 12.2 Physical Layer—Transmission Sublayer 546
- 12.3 Physical Layer—Synchronisation Sublayer 553
- 12.4 Data Link Layer 559
- 12.5 Network Layer 571
- 12.6 Protocol Layer 575
- 12.7 Case Studies—I/O Protocols 579
- 12.8 Storage 590
 - Summary* 610
 - Further Reading* 613
 - Exercises* 613

PART IV APPENDIX**Appendix A Case Studies of Real Processors 618**

- A.1 ARM® Processors 618
- A.2 AMD® Processors 626
- A.3 Intel® Processors 631

Appendix B Graphics Processors 637

- B.1 Overview 637
- B.2 NVIDIA® Tesla® Architecture 640
- B.3 Streaming Multiprocessor (Sm) 642
- B.4 Computation on a GPU 644
- B.5 CUDA Programs 645

Index