Aug 17th
1) Assembly Code Programming Note Title 17-08-201 Machine Model: CPU Registers 16 registers Memory 32 - 468 64 - 2⁶⁴ byte mem. space Register: Extremely fast storage media 1 register can contain upto 4 bytes of data

Administrative Trivia

1) Ensure that linux works on your laptop

2) Ubuntu -> Dual book

Thursday - 11-12 (busy)

Thursday - 11-12 (busy)

Friday - 4:45 - 6:15 (busy)

Mail me by today

evening

2) All of you are free

Logical Organization of the memory system: Memory Very simple instruction: Assembly Code

Register mapping

a ry, b ry, c ry C code. a = b + c; $ADD \gamma_3, \gamma_1, \gamma_2$

Concise representation of an instruction. $0 \iff \gamma_1 \leftarrow 4$ $b \iff \gamma_2 \leftarrow 4$ $c \iff \gamma_3 \leftarrow 4$ 12bitsEasily fit an instruction within 32 bits. Conceptual Structure of the Program 1) Load data from memory into registers 2) Operate on registers

3) Store dat a from registers back to main memory. ADD γ_3 , γ , γ_2 ADD -> ARM assembly instruction (instruction) (dest. reg.) (syc. reg.) (541. reg 2) 73 -> destination register 727 source reg 1 n → source reg 2

```
Other DP Instructions
            SUB \gamma_3, \gamma_1, \gamma_2 \left(\gamma_3 = \gamma_1 - \gamma_2\right)
             mul \quad \gamma_3, \gamma, \gamma_2 \quad (\gamma_3 = \gamma, \times \gamma_2)
            Divide ARM instruction set before version 7 did not have divide
                       After version 7
                      udiv \gamma_3, \gamma, \gamma_2 (\gamma_3 = \gamma_1/\gamma_2)
(logical Shift Left) y^2 y^3

Assembly (SL \gamma_2, \gamma_1, \gamma_2 (\gamma_3 = \gamma_1) \langle \langle \gamma_2 \rangle

(Logical Shift Left) \gamma_3 = 2 \times 8 = 16
```

```
2SR \gamma_3, \gamma_1, \gamma_2 (\gamma_3 = \gamma_1 \gg \gamma_2)
Right Shift ASR \gamma_3, \gamma, \gamma_2 (\gamma_3 = \gamma, >> \gamma_2)
                                              (w/- sign entension)
  1110(-2)
1 × 111 (+3)
 Sign Endension: Right Shift a (+) ve number add 0 in the ms B
                              a C-) ve number
add 1 in the MSB
Arithmetic Shift Right
                 LSR -> assumes that num. is unsigned.
                ASR -> number is signed
```

Summary: LSL, LSR, ASK (Shift)

ADD, SUB, MUL, UDIV, SDIR (Arithmetry)

unsigned signed

Logical Instructions:

ORR 73, 8, 72 (3 = 7, 1 72)

AND Y_3 , γ_1 , γ_2 ($\gamma_3 = \gamma_1 2 \gamma_2$)

Formal: Both operands were registers

C= a+2

ADD γ_3 , γ_1 , #2 ($\gamma_3 = \gamma_1 + 2$)

2 -> constant (immediate value) ADD v3, #44, #5 Wot allowed) The second operand can be diate (number) in all the inst

The second operand can be an immediate (number) in all the instructions that we have studied uptil now.

 $251 \quad \gamma_3, \quad \gamma, \quad \# 2$ $\gamma_3 = \gamma_1 \quad << 2$

Extended / Shifted Format

 $\int_{\gamma_3=\gamma_1+\gamma_2}^{\gamma_3=\gamma_1+\gamma_2}$ Cregister forms $\gamma_3=\gamma_1+2$

Cimmediate fond

ADD
$$\Upsilon_3$$
, Υ_1 , Υ_2 , $\begin{cases} LSL \\ \#(2) \end{cases}$

$$\begin{cases} LSR \\ \#SR \\ ROR \end{cases}$$

$$\begin{cases} \Upsilon_3 = \Upsilon_1 + \begin{cases} \Upsilon_2 << 2 \\ \Upsilon_2 >> 2 \end{cases} + LSL \\ \Upsilon_2 >> 2 \\ \Upsilon_2 >> 2 \end{cases}$$

$$\begin{cases} \Upsilon_2 >> 2 \\ \Upsilon_2 >> 2 \end{cases} + ROR \end{cases}$$

$$\begin{cases} \Upsilon_2 >> 2 \\ \Upsilon_2 >> 2 \end{cases} + ROR \end{cases}$$

 $R: MOV \quad \gamma_3, \quad \gamma_2 \quad (\gamma_3 = \gamma_2)$

I: $MOV \quad \gamma_3, \#5 \quad (\gamma_3 = 5)$

S: mov γ_3 , γ , $\iota s \iota \# 2$ $(\gamma_3 = \gamma_1 \lessdot \langle 2)$

MVN: More Not Not - One's Comp.

2: $MVN \gamma_3, \gamma_2 \quad (\gamma_3 = \gamma_2) \quad Not \quad \sigma\sigma\sigma \rightarrow 111$

 $mvN \gamma_3, \#1 (\gamma_3 = ^1)$

MVN γ_3 , γ_2 , LSL #2 $(\gamma_3 = ^{\sim} (\gamma_2 < < 2))$