Oct -5 Note Title 05-10-2012 How do we fix a load-use hazard? Space-Tome Diagram. W 91, 10 (Y2) IF ID/RF Ex MEM . WB IF ID/RF ISX MEM add 73, 71, 72 WB W 7, 10 (Y2) 1F Ex ID JR F mem . WB stan

IF IDIKF EX MEM add 93, 71, 72 bottom-right The way to fix a load-use hazard is to insert a stall/bubble between the load and the instruction that is using it (if these insts. are consecutive Inst 2 Inst 1 ALU ALU Ld Ld St St

Exercise: For these 9 pairs of instructions draw space-time diagrams, and figure out the need for forwarding. Condusion: Only for load-use a one cycle bubble is required Quick look at the forwarding data fath Control path.
(Svidu)

Summary:
Forwarding involves adding van entra
forwarding control unit to the pipeline.

This unit generates control signals.

These control signals drive a mux that chooses petween
a) default input b) forwarded input Oftimization: No need to forward between WB 2 ID/RF RF WB > ID/RF

. The mips fifeline assumes:

WB does the register write in the early fart of the clock eycle.

RF does the register read in the Second half of the clock cycle

For warding Paths $UB \longrightarrow MEM \qquad EX \longrightarrow EX$ $EX \longrightarrow EX$ $EX \longrightarrow ID$

Control Hazards Dependences. Branch ??! 1) Branch is evaluated in the Ex stage

beg: IF ID/RF EX. MEM WB

beg, r, r, coffset>

For control (branch) instructions)

1. Find the earliest possible point in the space-time diagram when the branch inst. is evaluated.

- 2. Find the earliest possible pt.at which you can fetch the target
- 3. Draw a line bottom-left -> Not possible

bottom- right → possible

When, the branch is evaluated in the

Ex stage, we need to insert two

sipeline bubbles.

Example.

Pifeline with 0 branch stall eyels:

CPI 1.5

2 branch stall cycles

201 of my instr. are branches.

 $CPT_{new} = 1.5 + 0.2 \times 2$ = 1.9

But 11

2) Branch is evaluated in the ID stage.

beg: IF 'DIRFOR EX MEM WB

target:

target:

If the branch is evaluated in the ID stage, WB

need to add I bubble after if

add 7 24, 75 beg, 77, 72, (20) add r, , r4, r5 ID/RF 15 MEM LB · DIRF × beg, ~, , , , (20) IF 15/RF EX SUMMERY Branch inst. After. Before evaluated at: 12 Cole fault).

Ex

Q: How do you solve the issue of branch bubbles?

Delayed Branch (Today)

Branch Prediction (Tomorrow).

Delayed Branch:

beg r. r.

Ex: sadd Yo, Yo, Yo, add Yy, Ys, Yo
beg Yi, Yi, < offset >

bey $\gamma_1, \gamma_2, \langle offsd \rangle$ add $\gamma_8, \gamma_9, \gamma_5$ delay add $\gamma_4, \gamma_5, \gamma_6$ slot γ_7

de layed branch!

compiler support: 10 To place two instructions after the branch that will be executed all the time.

3 These 2 instruction should not have any data dependence with the branch.

HW Support:

After a branch, do not stall. Execute the instructions in the delay slot. If we are not able to find an inst. to fill in the delayslot insert a dummy inst. Not