Aug 27 Note Title

27-08-2011

Advanced ARM Assembly

C code

 $\begin{array}{ccc}
 & \text{if } (x = = i) \\
 & y = a + b;
\end{array}$ 

 $9c - \gamma_1$   $y - \gamma_2$   $a - \gamma_3$   $b - \gamma_4$ ARM assembly

CMP  $\gamma_1, \# 1$  BNE . L1 ADD  $\gamma_2, \gamma_3, \gamma_4$ 

Clet us try to compress this

## Conditional Instructions

Optimal CMP  $\tau_1$ , #1
Sequence  $\frac{1}{2}$  ADD EQ  $\tau_2$ ,  $\tau_3$ ,  $\tau_4$ 

ADDEQ -> It adds only if

the result of the last comparison is equal

Otherwise, it skips.

General Structure of a conditional instruction (Data Processing Instruction)

| (operation) (      | Conolition | n>        |                   |                        |
|--------------------|------------|-----------|-------------------|------------------------|
| (A) 29             | EQ         | (Equality | <sup>l</sup> y) H | I (Unsigned<br>Higher) |
| SUB                | NE         | (m +)     |                   | Hickory                |
| $m \circ \sim$     |            |           |                   |                        |
|                    | LE         | C <=)     | Н                 | Is (Signed)            |
|                    | ٤ ٦        | (4)       |                   |                        |
|                    | GE         |           | (AZWAY            | <b>/</b> s)            |
|                    | •          | (>)       | Rs                |                        |
|                    |            |           |                   |                        |
| MOVIE (Move 27     | 1 4he      | last      | Compania          | (A)                    |
| 7770 42 274.042 39 | box        | the       | la Hawing.        | cambi Fian             |
| to be              | trun       | 2         | 700.00            | condition              |
|                    |            | Less      | then Equi         | al)                    |
|                    |            |           |                   |                        |
| LSL GT             |            |           |                   |                        |
|                    |            |           |                   |                        |

| What does a compare instruction do?   |
|---|
| Ruts the result of the compare is  a special register: CPSR  Current Program Status Register  Condition  No Z C O Flags  Megalive Zero Corry Overflow |
| a special register: CPSR  |
| Current Program Status Register   |
| Condition   |
| NZCO_Flags  |
| <u> </u>  |
| Negative Zero Corry Overflow  |
|   |
| LE: NIIZ EQ Z LT ()   |
| GT: (!N) 92 (!Z) NE (!Z) GE ()  |
| SUB -> Normally does not set the condition  |
| SUB $\rightarrow$ Normally does not set the condition Flags.  |
| sues→ Sets the condition Flags.   |

Ados - Set the condition Flags.

C code.

 $\int \gamma_1 = \gamma_2 - \gamma_2$   $if(\gamma, < 0)$   $\gamma_4 = \gamma_5 + \gamma_6$ 

ARM ASSEMBLY

CODE

SUB Y1, Y2, Y3

ADDLT Y4, Y5, Y6

Addressing Modes

Data Trasfer Insts (LDR/STR)

Pre-Indezed  $Sum \rightarrow r_1 \qquad A \rightarrow r_4$   $l \rightarrow r_2$   $n \rightarrow r_3$ 1) Sam=0; 2) for (i=0; i<n; i++) Sum += A[i]; mov Y, #o Comes  $mov \gamma_2, \not\equiv 0 \quad (i=0)$ .11 CMP 72, 73 ( 12 m) 8 9E Gait - 2DR 75. [74, 72, 451
# 2) Address = 74 + 72 <<2 (Load A[i])  $\begin{array}{c} (A) \\ A + i \times 4 \end{array}$  $ADD \gamma_1, \gamma_5, \gamma_1$ csum + = A[i] Can I combine the ticked instructions ν ADD γ<sub>2</sub>, γ<sub>2</sub>, # 1 erit! (Example 1)

Pre-indexed access.

Address = Yu + 72 <<2

(Name) LDR 75, [94, 72, LSL #2]

( Pre- Indexed)
LDR 75, [74, 72, LS2 #2]!

94 += 42 22

Then: Address = my

Normal Load Value of base register 74 does not change

Pre Indexed Access
POST

LDR 75. [74], 72, LSL#2 [## i] Pre] Post Indexed access. 1) Address = ry 2) Performs the load 3) Then:  $\gamma_{4} + = \gamma_{3} << 2$ Two Operations here:

(a) Perform the load

(b) Change the base Address (.b) -> (a)

To summarize: We can replace both the Licked instructions with one bost-indexed access in Example 1. We com also add conditionals to branch instructions BEQ (Branch - tf-equal) BLNE (Branch 2 link if not equal)

| Inst | ruction | Format |
|------|---------|--------|
|      |         |        |

from an assembly instruction, which the

computer ean understand.

ARM: Regular Format

Each Assembly Instruction - 32 bits.

(4) bytes.

32

Data Processing Instructions. Op Code. -> What kind of operation this is CADD, SUB, LSL, MOV...)

(4 bits) Format -> Data Processing OR PATA TRANSFER

OR CONTROL (2 bits) 16 kinds of conditions (EQ, LE, NE, LT, GE, GT,
HI, HS, ALWAYS, RSVD....) (4 bits) S -> CADD -> ADDS) (Set the condition Flags)

ADD 73, 72 (71) — reg.

OR

ADD 73, 72 #4 — 1 mmediate

I -> (I == 1, The last operand is an immediate)

(I)

(I == 0. The last operand is a register)

(Iptil now: 12 bits are gone: 20 bits are left

Out of the 20 bits 16 register in C4 bits)

destination register: 4 bits.

src1 reg: 4 bits.

Muftil now: 8 out of 20 bits are gone 12 bits are left

(reg) \( \text{ADD } \text{\gamma\_3, \gamma\_2, \gamma\_3} \)

If square is a register. (symm) \( \text{ADD } \text{\gamma\_3, \gamma\_2, \gamma\_4} \) (Use 4 out of the 12 bits) If src 2 is an immediate Clise 12 bits to represent the immediate PPP We do not have any more bits left.

Another Format: ADD V., Y2, Y3, LSI #2 (Shifted) 7 = 72 + 73 cc2 Last 12 bits Is syez a register yes/ Shifted Reg.

1) Ubits to represent a register. We hore 12 bits. Shifted


2) ADD Y3, Y1, Y2, [LSL] #2


LSR

ASR

ROR

ROR src 2 register - 4 bits Is it in shifted format - 1 bit Type of the shift CLSL OR LSK or PSK or ROW - 2 616 Value of the shift -5 bits (0 - 31)





Hardware!

12 bits -> 32 bits

(decoding)

Assembler/Compiler

32 bits -> 12 bits

(encocking)

Sappose you give an immediale value that cannot be encoded, to the assembles.

- Throw an error.

Eg.

mov 7, # 0x F0 00 00 0E

CValid -> Legal Encoding)

 $(2 \mid EF) \qquad 2s \rightarrow y$ 

02 0000 00 EF

ROR 4

mor v, On FU OA OO OE

(Invalid)