Sept-18 Note Title 18-09-2012 4) Design of the processor. ASSEMBLY -> MACHINE MACHINE ARM2 MIPS: Reduced Inst. Sets. (RISC) X86 ' CISC - Complex Inst. Set

mips
$$\rightarrow 32$$
 Registers

 $\rightarrow \gamma_0 \rightarrow (2e\gamma_0 \ reg.)$ (hardwired to 0)

 $\rightarrow \gamma_{2q} \rightarrow stack \ ptr.$
 $\rightarrow \gamma_{31} \rightarrow l\gamma$

(No pc and crss)


Of codes.

add $4\gamma_2, 4\gamma_3, 4\gamma_4$ $\gamma_2 = \gamma_3 + \gamma_4$

Sub $4\gamma_2, 4\gamma_3, 4\gamma_4$ $\gamma_2 = \gamma_3 - \gamma_4$

addi $4\gamma_2, 4\gamma_3, 4\gamma_4$ $\gamma_2 = \gamma_3 - \gamma_4$

R-format insts. (add, sub)



$$l\omega$$
 \$\gamma_2, 20(\\$\gamma_3\)
SW \$\gamma_2, 20(\\$\gamma_4\)

I - format instr. (addi, lw. sw)

Immediate is 16 bits (2 bytes)

Very convenient.

How do you load a 32 bit constant into a reguster).

OX FFFD EA 09

add $\$Y_2$, $\$Y_0$, OX EA09 $\ell u_{ij} \quad \$Y_2$, OX FFFD

Shift left logical: stl.

Shift right logical: srl

beg
$$\$\gamma_2, \$\gamma_3, 25$$
 (if $(\gamma_2 = = \gamma_3)$ (bne) $PC + = 4 + 100$)

Jump. j 25 go to 100 (absolute)

$$j^{\gamma}$$
 $\sharp \gamma_{31}$ (Same as $\sharp c = l_{\gamma}$)

 J -format jal 25 ($\ell c + l_{\gamma} = l_{\gamma} = l_{\gamma} = l_{\gamma}$)

Same as $\sharp l_{\gamma} = l_{\gamma} = l_{\gamma} = l_{\gamma} = l_{\gamma} = l_{\gamma}$

Von-neumonn Machene

Harvard Machine

CPU

Inst.

Memory

Data

Mem.

