Nov. 14 Note Title 14-11-2011 Thread 1 Thread 2 Fine Grained Multi-Threading Switches every alternate cycle. Coarse Grained Multi-Threading ->

Switch every 'n' cycles.
The Tar
Multiple Issue Processor DDD This
Simultaneous
Simultaneous Multi-threading
Th1
· Forward across pipelines
· Stalling & forvarding logic
is complicated.


PENTIUM CORF 17 HT Hyper-Threaded -issue Slots > Assume: 4 insts. fer cycle HT MODE PROCESSORS IN INTEL NON HT MODE H7 MODE

Flynn's Classification

I	→ Single → Instruction	$\mathcal{D} \rightarrow \mathcal{D} $	ła.
SISD	7 SIMD 7	MISD	7 mins
1	GRAPHICS PROC.		1.
Traditional		Very Rose	1
	· VECTOR PROC		multi-pr
Sequential processor.		\	
			multi-Th
)		

Vector Processor C[1...128] = A[1...128] + B[1...128] $C_t = A_i + B_i$ **ゴ**→ € · + -> Vector Add C= A.+ B

Cache Overview



1)	First,	get	the	block	to	the	L1	Cache
	Do the							

<u>ub</u>	WT
Write-Back	Write-Through
1) Do not propagate any	1) Every write is
Writes to the lower level.	written to the lower
in normal situations.	level
2) When the block is exicted	2) Requires a lot of
2) When the block is evicted The check of it has been writted The second of the change to	2) Requires a lot of bondwicth 3) Exections are the cheap
-> Profagate the change to	the cheap

3) Saves tondwidt	fevel. th
4) Evictions are	expensive