
Nov- 15th Note Title 15-11-2011 FLASH Floating Gate Transistor. Read Operations: Very fast Write Operations: > Very slow (10,000 × slower) - reliability is poor. Vear levelling:

Wear Levelling -> Keep changing the mapping of logical -> physical blocks throughoub.  to minimize damage
to minime re damage
CUniversal Serial Bus)  Power and data-down.
Gnd data-up

Connecting	Devices.	
Mouse		
Control	(7, 4)	
-> Interrupts.	Jata - Special	I/o regs.
• prwority (masking).		1
		Regwar Reg
-> Polling -> cok individually.		> 1/0 Regs.
	→ Memo	ry Mapped 1/0
		(mm10)



Band	wichth

- 1) Burst Mode (takes complete control)
- 2) Cycle Steching Mode.

Coherence U

INPUT INCOHERENCE PROBLEM

Dota little 3mA

Combrol possible.

Reliability

MTIF (Mean Time to Failure)

MTIR CMean Time to Recover)

Availability: <u>mttf</u> mttf+mttR

RAID: Redundant Array of Inexpensive Disks.

A B C=ABB

2AID 0: No frotection
RAID 1: Mirroring Two copies of data.
Two copies of data.
2AID 2: Parity at bit level
Parity ABAB
Drsk.
RAID 3: Parity at byte lovel  On (FE) DB) 69

