



Note Title 04-10-2011 Prediction: Branch 1) Saturating Counter ~ 2) Bi modal while Glag BHR (Branch History Reg.) New Branch: NT BHR = 10110










Train: Both Correct OR Incorred (do nothing) Pred1 ×
Pred2 ×
Pred2 × Multiple Issue , (Pls. Read in the book). WB MEM ID EX IF 10 Ex MEM WB EX MEM UB WB MEM

i) Fetch: Ability to fetch 2 instructions
(consecutive) 2) ID/25: Entra resources 3) Ex: More: 2 ALUS 4) MEM: 2 Ports 5) WB: 2 Write Ports.

to eliminate For 122: 1) Compiler con schedule, register dépendences between 1 22. 2) If it cannot make a 2-inst bundle insert no-ops. 3) For a LD-ST case (trouble) con be detected efter Ex (1) 10 1 3 tall (1) → (2) Forward value to LD



4) Branch:	Make Branch of bundle	later. onst.