Note Title 1 + (Defects per area x Die Area/2))2

- 1) Performance
- 2) Power
- 3) Cost
- 4) Rebability

Performance: Wall clock time

Performance = 1 Time Performance Equation.

f -> Eransister technology internal stuff.

Amodahlis Law

$$T = f + (1-f)$$

$$S$$

$$f + \frac{1-f}{s}$$

Parallel Program: Matria Multiplication

S:
$$10^{-1}$$
.


 $f: 90^{-1}$.

 $f: 90^{-1}$.

 $f=0.1+0.9=0.109$
 $f=0.1+0.9=0.109$
 $f=0.1+0.9=0.109$
 $f=0.1+0.9=0.109$

$$f = 0.1 + 0.9 = 0.1009$$

C-> Gate capacitana 2) Power - Dynamic & CV2f Static or 272e-V/VT Leakage Power 272e-V/VT (50%) \\T = kT 1- frequency $V_T = \frac{kT}{\alpha t}$ p→ Boltzmann Constant Mobile + IW 97 - 1.6 × 10-19 (Laptop >50W Temperature Desktop -70W Mobile - 40°C Laptop - 60°C Servers: 100 % Server -> 120W Desktops - 7000 Super Server -> 150W



Cost:

Moore's Law 1 Number of transistors on

a chip would double every year.

two.

Size of a transister decreases by $\sqrt{2}$.

180 nm → 130 → 90 → 65 → 45 → 32 → 22 180 nm → 130 → 90 → 65 → 45 → 32 → 22



Cost de cost per wafer.

dies in awafer x yield rate

Reliability

1995 - Pentium I

1/2 billion dollars

Soft Errors: Cosmic Rays

-> Alpho particles

-> Neutrons

Hard Errors - Wear 2 tear
Electromigration.

Hard From rates

L et

Syears