
ORR, AND, EOR 31-07-2012 Note Title ADD, SUB, MOV, MVN LDR, STR (50%) B, BL Instruction Set - I A (BIG) B = A N B BIC EOR 0010 11 000 11



Arithmetic Instructions-II.

ADD, SUB \sim MOV $mvN R_{+}, \ell_{2} R_{1} = \sim R_{2}$ Short-cut: 1 R_{2} Only of 2nd operand R_{1} is a register $R_{3} = R_{1} + R_{2} \times 4$ ADD R_{3}, R_{1}, R_{2} [25] #2

-> This is allowed.

Short-cut 2

If (a>b) d=e+f

Inner workings of emp Special register: CPSR

MzlelFl

N ~ Negative

Z > Zero

3 BIE enit

ADD R2, R3, Ry

Short-cut 3

ADD
$$R_3, R_1, R_2$$

$$CMP R_3, \#O$$


$$BLE .ext$$

$$ADD R_4, R_5, R_6$$

$$2$$
ADDS R_3, R_1, R_2

$$2$$
ADDGT R_4, R_5, R_6

cmp is logically the same as subs Any other arithmetic/logical instruction suffined with (5) says something about the result through the CPSR. RSB Rg, R, R2 76250 bit fells averflow res==0 result $R_3 = R_2 - R_1$ the left does not SBC (Subtract with corry) [Look up]
ADC (add with corry)



Little Endian: lowest position saves USB

(ARM, Intel ×86)

Big Endian I lowest position saves MSB
(IBM Power, HP, Java)

