
Oct. 19 Note Title 19-10-2012 Interrupts PROG. KEYBOARD PROC -> MONITOR ARM ASSEMBLY:
PORTS -> (OUT) INPUT: :
MOWE → generates a signal → INTERRUPT



```
When the interrupt is processed law the older instructions need to have
                 completed. (2) no newer instruction should
                 have completed. PRECISE INTERKUPTS]
  Older inst: Instructions that entered the pipeline
         before the interrupt.

C=0

a=2:
INT. - | D d = * (0x 0000 0000) ; - // accessing i Uegal address

. e = 2;
```

Handle segmentation fault
signal (--){

Signal (--){ [c=7,e=0]1F ID Ex m WB Ensure precise Interrupts: 1) ællow older instructions to finish
2) replace all newer instructions with NOPS 3) For the faulting instruction allow it to go to the end of the pipeline. -> (No side effects like


Writing to mem. 2 registers)


- 4) Once the faulting instruction reaches the end of the fifeline, invoke the interruft handler. (Save registers and next pc)
- 5) Once the interrupt thandler completes, restart program from next pc (yestore the value of registers).


Program


IN

## Memory System












BL D	BL		
SENSE	( V (B W) - V (B W))	) > 8	
	•	[ 50 my)	
1 1 1	# Trans/16,1	Area	speed
latch	12 +	High	High
SRAM	6	Medium	Medium.
Dan	4	1	
DRAM	1	Low	Slow.



## This ensures that aftimum amount of charge aeros the capacitor is maintained.

Three kinds of memories:
Latch Pipeline/registers
SRAM (state) Caches.
DRAM Main Memory
MEM
Li (Cache)
22 (Cache)
MAIN MEM. (200 cyc)

Data (main mem) contains every thing.

Data (L1) C Data (L2) C Data (main Mem)

(dest) (shelf) (library)

Behavior

: Temporal Locality -> tend to access the

same fiece of data over 2 over again

Spatial Locality -> programs tend to access

Mearly data

32 KB, 1 cyc 41 12 1 mB. 10 cy c 2 GB, 200 cyc. MAIN mEm Thumb-Rule: 96% of the data is accessed 10% of him 10 % of data " " 11 90%. " " Hit -> Jata present in cache miss - Not present.

Het Rate: 1. of hets. global hit/miss rate: # of hits/misses

# of memory accesses issued by prov. local hit miss rate: # of hits/misses.

# of accesses to that cache 21 global miss rate: 5 L2 grobel miss ret: 1 local " : 5 22 20cal " " : -

How to design a cache:

32-address CACHE

32-dala.

Basic Problem:

Cache

locate 11

Temporal locality - Multi-level cache


Spatial locality - Create large blocks / line
(328 - 1288) 32B ->1 A[96]; 32 32 63 31 32 67 Cache size: 32KB # blks Blk Block Size: 32B 10-17 -110-10-110-5-3 # Blocks: 1024

Cache access algorithm: address A.

A'= A >> (Blk Size Bils)

Cache (line) number = A' /. (# blocks)

Cache




Blocks

1024

Two different addresses might have the same index

[collision]



return DATA. ARRAY [index];
else

declare miss; easy access protocol. + simple hashing scheme - high chance of collisions. Collision! INDEX BLK TAG INDE Reduce collisions:

Even if the index matches, we do not want a miss.

Reason for a collision: Every address maps to a single cache line.

Consider a set of lines: An address can be saved anywhere in a set.

New Algo:

1) A'= A >> 209 (Block-Size)

2) Set Index = A' 1/ (# sets)

4) For each linder & Sets [ Sel Index])


if (tag = = TAG-ARRAY [inden])

dedore HIT;

return DATA-ARRAY [inden];

else continue;

5) dedare miss



|Set |= 1024 Tag Terminology: |set|=1 Iset1= # bla k-way set Direct Mapped Cache Cache

Tradeoffs hit rate assoc complexity arecl Speed bower Set -MAIN MEM V (valid bit) -> speafres of the line is valid.

	<b>A</b> -	a read 7		s out levicted
			LRU	
	FIFO			
	first in fer	stout.	Least	Recontly Used
	old		new.	
	132412	432	1 3	
74.50				
R V	Leplacemen?	3 cheme:		Prickon

Writes:

Write Policies: MAIN MEM Write Through: WT

whenever you write

to level in you also Write to level Ln+1 Write - Back: WB Only write upon an exiction

## Modified Lit (m). If the modified bit is set write the data to the lover level Write logic Es simple WB -complex - more writes + less writes - eviction is exponsive + eviction is cheep

Fin:
Intelligent compiler

Hw

pre-felching Misses Compulsory inchease associatively increase cache