
Verilog 2 - Design Examples




6.375 Complex Digital Systems
Christopher Batten
February 13, 2006

Course administrative notes


- If you did not receive an email over the weekend concerning the course then you are not on the student mailing list - please email 6.375-staff
- Lab 1 has been posted on the course website. It is due Friday, February 24
 - 2-stage SMIPSv2 processor RTL checked into CVS
 - Critical thinking questions
- Tutorials on VCS, CVS, and SMIPS assembly programming will be posted this week

Verilog Design Examples

- Parameterized Static Elaboration
- Greatest Common Divisor
- Unpipelined SMIPSv1 processor



Static elaboration enables generation of hardware at synthesis time



Parameters are bound during static elaboration creating flexible modules

```
module vcMux2
#( parameter WIDTH = 1 )
  input
         [WIDTH-1:0] in0, in1,
  input [1:0]
              sel,
  output [WIDTH-1:0] out
);
  always @(*)
  begin
   case ( sel )
     1'd0 : out = in0;
     1'd1 : out = in1;
     default : out = {WIDTH{1'bx}};
   endcase
  end
```

Instantiation Syntax

```
vcMux2#(32) alu_mux
(
    .in0 (op1),
    .in1 (bypass),
    .sel (alu_mux_sel),
    .out (alu_mux_out)
);
```

Parameters are bound during static elaboration creating flexible modules

```
module vcERDFF pf
#( parameter WIDTH = 1,
   parameter RESET VALUE = 0 )
  input
                           clk.
  input
                           reset.
  input
              [WIDTH-1:0] d,
  input
                           en,
  output req [WIDTH-1:0] q
);
  always @( posedge clk )
    if ( reset )
      q <= RESET VALUE;
    else if ( en )
      \alpha \leq d;
```

Instantiation Syntax vcERDFF_pf#(32,32'h10) pc_pf (.clk (clk), .reset (reset), .en (pc_enable), .d (pc_mux_out), .q (pc));

Generate blocks can execute loops and conditionals during static elaboration

```
module adder (input [3:0] op1,op2,
               output cout,
               output [3:0] sum );
                                All genvars must be disappear
  wire [4:0] carry;
                                    after static elaboration
  assign carry[0] = 1'b0;
  assign cout = carv[4]
                                  Generated names will have
  genvar i;
                                     ripple[i]. prefix
  generate
    for (i = 0; i < 4; i = i+1)
    begin : ripple
      FA fa( op1[i], op2[i], carry[i], carry[i+1] );
    end
  endgenerate
endmodule
```

Combining parameters + generate blocks enables more powerful elaboration

```
module adder#( parameter WIDTH = 1 )
  input [WIDTH-1:0] op1,op2,
  output
                     cout,
  output [WIDTH-1:0] sum
                                         Use parameter for
);
                                           loop bounds
  wire [WIDTH:0] carry;
  assign carry[0] = 1'b0;
  assign cout = carry[WIDTH];
  genvar i;
  generate
    for ( i = 0; i < WIDTH; i = i+1 )
    begin: ripple
      FA fa( op1[i], op2[i], carry[i], carry[i+1] );
    end
  endgenerate
```

Generate statements are useful for more than just module instantiation


```
module adder#( parameter WIDTH = 1 )
         [WIDTH-1:0] op1,op2,
  input
  output
                      cout,
  output [WIDTH-1:0] sum
);
                                              Statically elaborating
  wire [WIDTH:0] carry;
                                                many continuous
  assign carry[0] = 1'b0;
                                                  assignments
  assign cout = carry[WIDTH];
  genvar i;
  generate
    for ( i = 0; i < WIDTH; i = i+1 )</pre>
    begin : ripple
      assign {carry[i+1],sum[i]} = op1[i] + op2[i] + carry[i];
    end
  endgenerate
endmodule
```

Traditionally designers have resorted to behavioral inference for elaboration

```
module adder#( parameter WIDTH = 1 )
  input
             [WIDTH-1:0] op1,op2,
  output
                         cout,
  output reg [WIDTH-1:0] sum
                                     Although similar to
);
                                     generate block, this
 wire [WIDTH:0] carry;
                                        code has very
  assign cout = carry[WIDTH];
                                     different semantics!
  integer i;
  always @(*)
  begin
    assign carry[0] = 1'b0;
    for ( i = 0; i < WIDTH; i = i+1 )</pre>
      \{carry[i+1], sum[i]\} = op1[i] + op2[i] + carry[i];
    end
  end
endmodule
```

Verilog Design Examples

- Parameterized Static Elaboration
- Greatest Common Divisor
- Unpipelined SMIPSv1 processor



Behavioral GCD model is written within a single always block with C like structure

```
module gcdGCDUnit_behav#( parameter W = 16 )
  input [W-1:0] inA, inB,
  output [W-1:0] out
);
  reg [W-1:0] A, B, out, swap;
  integer
              done:
  always @(*)
 begin
    done = 0;
    A = inA; B = inB;
    while ( !done )
   begin
      if ( A < B )
        swap = A;
        A = B;
        B = swap;
      else if ( B != 0 )
        A = A - B;
      else
        done = 1;
    end
    out = A;
  end
endmodule
```

Test harness will simply set the input operands and check the output.

Simple test harness for behavioral model of GCD


```
module exGCDTestHarness behav;
 reg [15:0] inA, inB;
 wire [15:0] out;
 exGCD behav#(16) gcd unit( .inA(inA), .inB(inB), .out(out) );
 initial
 begin
   // 3 = GCD( 27, 15 )
   inA = 27;
   inB = 15;
   #10;
   if ( out == 3 )
     else
     $display( "Test ( gcd(27,15) ) failed, [ %x != %x ]", out, 3 );
   $finish;
 end
endmodule
```

Behavioral GCD model is written within a single always block with C like structure


```
module gcdGCDUnit_behav#( parameter W = 16 )
 input [W-1:0] inA, inB,
                                Our goal now is to design an RTL
 output [W-1:0] Y
);
                               hardware block which implements
 reg [W-1:0] A, B, Y, swap;
                               this high-level behavior. What does
 integer
            done:
                                 the RTL implementation need?
 always @(*)
 begin
   done = 0;
   A = inA; B = inB;
                                   State
   while ( !done )
   begin
     if ( A < B )
                                   Less-Than Comparator
       swap = A;
       A = B;
       B = swap;
                                   Equal Comparator
     else if ( B != 0 )
       A = A - B;
     else
                                   Subtractor
       done = 1;
   end
   Y = A;
 end
```

endmodule


The first step is to carefully design an appropriate port interface




Next develop a datapath which has the proper functional units




Next develop a datapath which has the proper functional units



Next develop a datapath which has the proper functional units



Finally add the control unit to sequence the datapath



Datapath module interface


```
module gcdGCDUnitDpath_sstr#( parameter W = 16 )
  input
             clk,
  // Data signals
  input [W-1:0] operands_bits_A,
  input [W-1:0] operands_bits_B,
  output [W-1:0] result bits data,
  // Control signals (ctrl->dpath)
  input
                 A en,
  input
                 B en,
  input [1:0] A mux sel,
  input
                B mux sel,
  // Control signals (dpath->ctrl)
  output
                 B zero,
  output
                 A lt B
);
```

```
A A B B sel en sel en B = 0 A < B

zero? It
```

Try to contain all functionality in leaf modules


```
wire [W-1:0] B;
wire [W-1:0] sub out;
wire [W-1:0] A mux out;
vcMux3#(W) A_mux
  .in0 (operands_bits_A),
  .in1 (B),
  .in2 (sub_out),
  .sel (A mux sel),
  .out (A_mux_out)
);
wire [W-1:0] A;
vcEDFF pf#(W) A pf
  .clk (clk),
  .en p (A en),
  .d_p (A_mux_out),
  .q np (A)
);
```



Try to contain all functionality in leaf modules

```
wire [W-1:0] B;
                                                       Using explicit state
                             wire [W-1:0] B mux out;
wire [W-1:0] sub out;
                                                         helps eliminate
wire [W-1:0] A mux out;
                             vcMux2#(W) B mux
                                                        issues with non-
vcMux3#(W) A_mux
                                .in0 (operands_bits_B),
                                                             blocking
                                in1(A)
                                                          assignments
  .in0 (operands_bits_A),
                                .sel (B mux sel),
                                .out (B_mux_out)
  .in1 (B),
  .in2 (sub out),
                                                         Continuous
  .sel (A mux sel),
  .out (A_mux_out)
                             vcEDFF_pf#(W) B_pf
                                                         assignment
);
                                                        combinational
                                .clk (clk),
                                                         logic is fine
wire [W-1:0] A;
                                .en p (B en),
                                .d_p (B_mux_out),
vcEDFF pf#(W) A pf
                                .q np (B)
                              );
  .clk (clk),
                             assign B zero = ( B == 0 );
  .en p (A en),
                             assign A_lt_B = ( A < B );</pre>
  .d_p (A_mux_out),
                             assign sub out = A - B;
  .q_np (A)
                             assign result bits data = A;
);
```

Control unit requires a simple state machine for valid/ready signals



Implementing the control logic finite state machine in Verilog

```
localparam WAIT = 2'd0;
localparam CALC = 2'd1;
                                     Localparams are not really
localparam DONE = 2'd2;
                                     parameters at all. They are
    [1:0] state next;
                                          scoped constants.
wire [1:0] state;
vcRDFF_pf#(2,WAIT) state_pf
  .clk
          (clk),
  .reset p (reset),
  .d p
          (state next),
  .q np (state)
);
```

Explicit state in the control logic is also a good idea!

Implementing the control signal outputs for the finite state machine


```
reg [6:0] cs;
always @(*)
begin
  // Default control signals
 A mux sel = A MUX SEL X;
      = 1'b0;
 A en
 B_mux_sel = B_MUX_SEL_X;
        = 1'b0;
 B en
 operands rdy = 1'b0;
 result_val = 1'b0;
  case ( state )
   WAIT:
   CALC:
     . . .
   DONE:
  endcase
end
```

```
WAIT:
 begin
   A mux sel = A MUX SEL IN;
   A en
              = 1'b1;
   B_mux_sel = B_MUX_SEL_IN;
               = 1'b1;
   B en
   operands rdy = 1'b1;
 end
CALC:
 if ( A lt B )
   A mux sel = A MUX SEL B;
   A en = 1'b1;
   B mux sel = B MUX SEL A;
   B en = 1'b1:
 else if ( !B zero )
   A mux sel = A MUX SEL SUB;
   A en = 1'b1;
 end
DONE:
 result val = 1'b1;
```


Implementing the state transitions for the finite state machine

```
always @(*)
begin
  // Default is to stay in the same state
  state next = state;
  case ( state )
    WAIT:
      if ( operands_val )
        state next = CALC;
    CALC:
      if ( !A lt B && B zero )
        state next = DONE;
    DONE:
      if ( result_rdy )
        state next = WAIT;
  endcase
```


end



RTL test harness requires properly handling the ready/valid signals




We can compare the behavioral and RTL implementations to verify correctness



Verilog Design Examples

- Parameterized Static Elaboration
- Greatest Common Divisor
- Unpipelined SMIPSv1 processor



SMIPS is a simple MIPS ISA which includes three variants

SMIPSv1

- 5 instructions
- No exceptions/interrupts
- Lecture examples

• SMIPSv2

- 35 instructions
- No exceptions/interrupts
- ISA for lab assignments

31	26	25 21	20	16	15	11	10	6	5	0	_
opcode		rs	r	rt		rd		mt		nct	R-type
opcode		rs	r	rt		immediate					I-type
opcode		target							J-type		
		L	oad an	d Sto	re Inst						
100011		base	base de		signed offset						LW rt, offset(rs)
101011		base	de	dest		8	signed	offse	SW rt, offset(rs)		
		I-Typ	e Com	puta	tional	Instr	uction	ıs			
001001		src	rc dest		signed immediate						ADDIU rt, rs, signed-imp
001010		src	de	dest		sign	ned in	ımed	liate	SLTI rt, rs, signed-imm.	
001011		src	de	dest		sign	ned in	med	iate	SLTIU rt, rs, signed-imm	
001100		src	de	dest		zero-	ext. i	mme	diate	ANDI rt, rs, zero-ext-imn	
001101		src	de	dest		zero-	ext. i	mme	diate	ORI rt, rs, zero-ext-imm.	
001110		src	de	dest		zero-	ext. i	mme	diate	XORI rt, rs, zero-ext-imn	
001111		00000	de	st	zero-ext. immediate			LUI rt, zero-ext-imm.			
		R-Typ	e Con	iputa	tional	Inst	ruction	ns			•
0000	000	00000	SZ	re	de	st	sha	mt	00	0000	SLL rd, rt, shamt
0000	000	00000	St	re	de	st	sha	mt	00	0010	SRL rd, rt, shamt
0000	000	00000	SI	re	de	st	sha	mt	00	0011	SRA rd, rt, shamt
0000	000	rshamt	SZ	re	de	st	000	00	00	0100	SLLV rd, rt, rs
					de	st	000	00	00	0110	SRLV rd, rt, rs
							- 10	ባባ	00	0111	SRAV rd, rt, rs


• SMIPSv3

- 58 instructions
- Full system coproc with exceptions/Interrupts
- Optional ISA for projects


SMIPSv1 ISA

Instruction	Semantics	Hardware Requirements
addiu rt, rs, imm	R[rt] := R[rs] + sext(imm)	Needs adder, sext, 1w1r rf port
bne rs, rt, offset	if (R[rs] != R[rt]) pc := pc + sext(offset) + 4	Needs adder, sext, comparator, 2r rf port
lw rt, offset(rs)	R[rt] := M[R[rs] + sext(offset)]	Needs adder, sext, memory read port, 1r1w rf port
sw rt, offset(rs)	M[R[rs] + sext(offset)] = R[rt]	Needs adder, sext, memory write port, 1r1w port

The first step is to carefully design an appropriate port interface



SMIPSv1 Block Diagram How do we start implementing?




Step 1: Identify the memories


Step 2: Identify the datapaths

Step 3: Everything else is random logic


Why memories, datapath, and control? To exploit the structure inherent in each




Stanford MIPS-X 5 Stage, 20MHz RISC Processor




Berkeley T0 8 Lane Vector Microprocessor





Stanford Imagine Streaming Application Engine







MIT RAW 16 Tiled General Purpose Processor






Pure cell-based ASIC flows can no longer ignore the importance of partitioning





Let's identify the memories, datapaths, and random logic in our SMIPSv1 design




Step 1: Identify the memories

Step 2: Identify the datapaths

Step 3: Everything else is random logic

Let's identify the memories, datapaths, and random logic in our SMIPSv1 design



Now identify the signals which will make up the interface between the datapath, memories, and random logic

SMIPSv1 datapath interface contains controls signals and memory data buses

```
module smipsProcDpath_pstr
  input clk, reset,
  // Memory ports
  output [31:0] imemreq_bits_addr,
  output [31:0] dmemreg bits addr,
  output [31:0] dmemreg bits data,
  input [31:0] dmemresp bits data,
  // Controls signals (ctrl->dpath)
  input
               pc mux sel,
  input [ 4:0] rf_raddr0,
  input [ 4:0] rf_raddr1,
  input
               rf_wen,
  input [ 4:0] rf waddr,
  input
              op0 mux sel,
              op1 mux sel,
  input
  input [15:0] inst imm,
  input
              wb mux sel,
  // Control signals (dpath->ctrl)
  output
               branch cond eq,
  output [7:0] tohost next
);
```

```
wire [31:0] branch targ;
wire [31:0] pc_plus4;
wire [31:0] pc_mux_out;
vcMux2#(32) pc mux
  .in0 (pc plus4),
  .in1 (branch targ),
  .sel (pc mux sel),
  .out (pc_mux_out)
wire [31:0] pc;
vcRDFF_pf#(32,32'h0001000) pc_pf
           (clk),
  .clk
  .reset_p (reset),
  .d p
           (pc_mux_out),
  .q np
           (pc)
);
assign imemreg bits addr = pc;
vcInc#(32,32'd4) pc inc4
  .in (pc),
  .out (pc plus4)
);
```

Register file with two combinational read ports and one write port

```
module smipsProcDpathRegfile
  input
              clk,
  input [ 4:0] raddr0, // Read 0 address (combinational input)
  output [31:0] rdata0, // Read 0 data (combinational on raddr)
  input [ 4:0] raddr1, // Read 1 address (combinational input)
  output [31:0] rdata1, // Read 1 data (combinational on raddr)
  input
               wen p, // Write enable (sample on rising clk edge)
  input [ 4:0] waddr p, // Write address (sample on rising clk edge)
  input [31:0] wdata p // Write data (sample on rising clk edge)
);
  // We use an array of 32 bit register for the regfile itself
  reg [31:0] registers[31:0];
  // Combinational read ports
  assign rdata0 = ( raddr0 == 0 ) ? 32'b0 : registers[raddr0];
  assign rdata1 = ( raddr1 == 0 ) ? 32'b0 : registers[raddr1];
  // Write port is active only when wen is asserted
  always @( posedge clk )
    if ( wen p && (waddr p != 5'b0) )
      registers[waddr p] <= wdata p;</pre>
endmodule
```

Verilog for SMIPSv1 control logic

```
`define LW
             32'b100011_?????_?????_?????.???????????
`define SW
             32'b101011_?????._?????._?????._???????
`define BNE
             32'b000101_??????_??????_????????????????
localparam cs sz = 8;
reg [cs sz-1:0] cs;
always @(*)
begin
 cs = \{cs sz\{1'b0\}\};
  casez ( imemresp_bits_data )
                                                   rfile mreq
   //
                          op0 mux op1 mux wb mux
                                                                      tohost
                                                                mreq
                  br type sel
                                  sel
   11
                                           sel
                                                   wen
                                                         r/w
                                                                val
                                                                      en
    `ADDIU: cs = { br_pc4, op0_sx, op1_rd0, wmx_alu, 1'b1, mreq_x, 1'b0, 1'b0 };
        : cs = \{ br_neq, op0_sx2, op1_pc4, wmx_x, 
                                                   1'b0, mreq x, 1'b0, 1'b0 };
    BNE
          : cs = { br_pc4, op0_sx, op1_rd0, wmx_mem, 1'b1, mreq_r, 1'b1, 1'b0 };
    `LW
          : cs = \{ br_pc4, op0_sx, op1_rd0, wmx_x, \}
                                                   1'b0, mreq w, 1'b1, 1'b0 };
    `SW
         : cs = \{ br pc4, op0 x, \}
                                                   1'b0, mreq x, 1'b0, 1'b1 };
    `MTC0
                                  opl x, wmx x,
  endcase
end
```

casez performs simple pattern matching and can be very useful when implementing decoders

Verilog for SMIPSv1 control logic

```
// Set the control signals based on the decoder output
wire br type = cs[7];
assign pc_mux_sel = ( br_type == br_pc4 ) ? 1'b0
                 : ( br_type == br_neq ) ? ~branch_cond_eq
                                           1'bx;
assign op0_mux_sel = cs[6];
assign op1 mux sel
                   = cs[5];
assign wb mux sel
                   = cs[4];
                      = ( reset ? 1'b0 : cs[3] );
assign rf_wen
assign dmemreq bits rw = cs[2];
assign dmemreg val
                    = ( reset ? 1'b0 : cs[1] );
wire
     tohost en
                      = ( reset ? 1'b0 : cs[0] );
// These control signals we can set directly from the instruction bits
assign rf_raddr0 = inst[25:21];
assign rf_raddr1 = inst[20:16];
assign rf_waddr = inst[20:16];
assign inst_imm = inst[15:0];
// We are always making an imemreq
assign imemreq val = 1'b1;
```

Take away points

- Parameterized models provide the foundation for reusable libraries of components
- Use explicit state to prevent unwanted state inference and to more directly represent the desired hardware
- Begin your RTL design by identifying the external interface and then move on to partition your design into the memories, datapaths, and control logic

Next Lecture: We will discuss CMOS technology issues including gates, wires, and circuits