Exam 2 - Part A (multiple choice questions)

Started: Nov 29 at 8:47am

False

Quiz Instructions

Question 1	5 pt:
A key feature of pipelining is that it increases the through (i.e., the number of customers served per unit time), but it ncrease the latency.	•
True	
O False	
○ False	
Question 2	5 pt:


Question 3 5 pts


DRAM is faster than SRAM, and Disk is much faster than DRAM.

O True

False			

DRAMs and SRAMs are volatile in the sense that they lose their information if the supply voltage is turned off. True False






Question 7 5 pts

RISC has a set of attributes that allows it to have a lower cycle per instruction (CPI) than a complex instruction set computer (CISC).	
True	_
○ False	_

Question 8 Since different instructions may take different amounts of time depending on what they do, CPI (Clock cycles per instruction) is an average of all the instructions executed in the program. True True False




Question 10 5 pts

The instruction set architecture affects all three aspects of CPU performance, since it affects the instructions needed for a function, the cost in cycles of

○ True	
○ False	
Question 11	5 pt:
The efficiency of the compiler affects both the instruction since the compiler determine source language instructions into computer instruc	es the translation of the
True	
○ False	
○ False	
	E nt
	5 pt:
Question 12 Our favorite program runs in 12 seconds on compute clock. We are trying to help a computer designer but run this program in 8 seconds. The designer has definerease in the clock rate is possible, but this increase CPU design, causing computer Q to require 1.2 time computer P for this program. What clock rate should	ter P, which has a 2 GHz uild a computer, Q, which wi etermined that a substantia ase will affect the rest of the
Question 12 Our favorite program runs in 12 seconds on compute clock. We are trying to help a computer designer but run this program in 8 seconds. The designer has definerease in the clock rate is possible, but this increase CPU design, causing computer Q to require 1.2 time computer P for this program. What clock rate should	ter P, which has a 2 GHz uild a computer, Q, which wi etermined that a substantia ase will affect the rest of theses as
Question 12 Our favorite program runs in 12 seconds on compute clock. We are trying to help a computer designer but run this program in 8 seconds. The designer has designerease in the clock rate is possible, but this increase CPU design, causing computer Q to require 1.2 time computer P for this program. What clock rate should target?	ter P, which has a 2 GHz uild a computer, Q, which wi etermined that a substantia ase will affect the rest of the


Question 13	5 pts
Suppose we have two implementations of the same instruction set architecture. Computer W has a clock cycle time of 250 ps and a CPI of 3.0 for some program, and computer X has a clock cycle time of 500 ps and a CPI of 2.0 for the	same
program. Which computer is faster for this program? O Computer X	
No correct answer	
Computer W	
O Both	





The graph shows the relationship between clock rate and power. Select the correct statement below based on this graph

Question 15 Find the best match of the seven great ideas from computer architecture to this real-world example: Make a copy of your HW and email the HW to yourself fearing a harddisk crash parallelism pipelining make the common case fast reliability via redundancy



Do you know there is a part B (short question) part for this exam? True False

Which statement is true? Quantum Computing follows the Von Neuman model In Von Neuman model, there's a single path, either physically or logically, between the main memory system and the control unit of the CPU, forcing alternation of instruction and execution cycles. This single path is often referred to as the von Neumann bottleneck Neural Networks follows the Von Neuman model Reconfigurable Computing (FPGA) follows the Von Neuman model

Which statement is correct?

The Control Unit and Main Memory chip are part of the Central Processing Unit (CPU).

The performance of a machine is directly affected by the design of the datapath and the control unit.

The input/Output systems and the Control Unit are part of the Central Processing Unit (CPU).

The Hard Disk and Datpath are part of the Central Processing Unit.

Question 20 5 pts


Which statement is true?

- Data Path is a network of hard disks and input/output devices connected by buses (capable of moving data from place to place) where the timing is controlled by clocks.
- Data Path is a network of hard disks and arithmetic and logic units (for performing various operations on data) connected by buses (capable of moving data from place to place) where the timing is controlled by clocks.
- O Data Path is a network of storage units (registers) and arithmetic and logic units (for performing various operations on data) connected by buses (capable of moving data from place to place) where the timing is controlled by clocks.
- O Data Path is a network of hard disks and multiple processors connected by buses (capable of moving data from place to place) where the timing is controlled by clocks.



Question 21 5 pts

Which statement is correct?



- Registers are used in computer systems as places to store a wide variety of data, such as addresses, program counters, and data necessary for program execution. Put simply, a register is a hardware device that stores binary data. Registers are located on the processor so information can be accessed very quickly.
- Registers are used in computer systems as places to store a wide variety of data, such as addresses, program counters, and data necessary for program execution.
 Put simply, a register is a hardware device that stores binary data. Registers are

8 of 11



located on the hard disks so information can be accessed very quickly.
 Registers are used in computer systems as places to store a wide variety of data,
such as addresses, program counters, and data necessary for program execution.
Put simply, a register is a hardware device that stores binary data. Registers are
located on the input/output systems and buses so information can be accessed very
quickly.

Which statement is correct? The processor and memory system determines the choice of high-level programming language The processor and memory system determines both the number of source-level statements and the number of I/O operations executed The processor and memory system determines the number of hard disks in the system. The processor and memory system determines how fast instructions can be executed

F:

Question 23 5 pts



Which statement is correct?

- If the data your program needs are stored in main memory, then they can be accessed in 0 cycles during the execution of the instruction. If stored in a cache, 4 to 75 cycles. If stored in registers, hundreds of cycles. And if stored in disk, tens of millions of cycles
- If the data your program needs are stored in main memory, then they can be accessed in 0 cycles during the execution of the instruction. If stored in a single cache, 4 to 75 cycles. If stored in registers, hundreds of cycles. And if stored in multilevel cache, tens of millions of cycles
- If the data your program needs are stored in the main memory, then they can be

accessed in 0 cycles during the execution of the instruction. If stored in a disk, 4 to 75 cycles. If stored in registers, hundreds of cycles. And if stored in cache, tens of millions of cycles

If the data your program needs are stored in a CPU register, then they can be accessed in 0 cycles during the execution of the instruction. If stored in a cache, 4 to 75 cycles. If stored in the main memory, hundreds of cycles. And if stored on disk, tens of millions of cycles

Question 24	5 pts
Which statement is correct?	
The main memory chip is a non-volatile memory.	
ROM, PROM are volatile memory	
SRAM and DRAM are volatile memory	
SRAM and DRAM are non-volatile memory	

Which statement is correct?

O A key feature of pipelining is that it increases the throughput of the system, but it may also slightly increase the latency

A key feature of pipelining is that it increases the latency of the system, but it may also slightly increase the throughput

The cache memory is built with DRAM cells

The hard disk is made with SRAM cells

10 of 11 11/29/23, 9:10 AM

F0 99

Quiz saved at 9:09am

Submit Quiz

FO