## ESSAY QUESTIONS WITH KEY

	UNIT - I	
Q1.	Explain the components of the computer system.	(Pofor Hall La
Q2.	Give the block diagram for registers and explain, Also, discuss about memory transfer operations.	(Refer Unit-I, Q
Q3.	Tabulate various symbols used for register transfers. With the help of an example, how register transfer is implemented.	(Refer Unit-I, Q1
Q4.	What is a logic microoperation? Discuss in detail various types of logic microoperat Also give the hardware implementation of logic microoperations.	
Q5.	Discuss in detail various types of shift microoperations.	(Refer Unit-I, Q2
Q6.	With the help of a diagram explain one stage of arithmetic logic shift unit.	(Refer Unit-I, Q2
Q7.	Draw and explain about the instruction cycle state diagram.	(Refer Unit-I, Q2
Q8.		(Refer Unit-I, Q3
	UNIT - II	AND THE RESERVE TO THE
Q1.	Explain about the microprogrammed control organization.	(Refer Unit-II, Q13
Q2.	Diagrammatically explain the process of selection of address for control memory.	(Refer Unit-II, Q15
Q3.	Describe how mapping from instruction code to microinstruction is done	( tolor officely, Q13
04	Also, explain about suproutines.	(Refer Unit-II, Q16
Q4.	With the help of a block diagram explain the computer configuration.	(Refer Unit-II, Q17
Q5.	Discuss in detail about all the microinstruction formats. Also explain various microinstruction fields.	(Pofor Unit II Odd)
Q6.	Discuss the decoding of microoperation fields.	(Refer Unit-II, Q18)
Q7.	With the help of a diagram, explain the organization of microprogram	(Refer Unit-II, Q23)
(B) (	sequencer for a control memory.	(Refer Unit-II, Q24)
Q8.	Describe briefly the general register organization.	(Refer Unit-II, Q25)
29.	Write short notes on instruction formats.	(Refer Unit-II, Q26)
210.	Illustrate the use of different addressing modes with numerical example.	(Refer Unit-II, Q31)
211.	Discuss in brief about program control instructions.	(Refer Unit-II, Q34)
	January Control of the Control of th	or Merchanis
21.	Define each of the following number systems,	
	(i) Decimal (ii) Binary (iii) Octal (iv) Hexadecimal.	(Refer Unit-III, Q11)
22.	Convert (19.625) <sub>10</sub> into its binary, octal and hexadecimal equivalents.	(Refer Unit-III, Q15)
<i>l</i> 3.	what are the different types of complements? Explain.	(Refer Unit-III, Q19)
)4.	Explain in detail about fixed-point representation.	(Refer Unit-III, Q22)
25.	What is meant by overflow? Also explain how it can be detected.	(Refer Unit-III, Q24)
ю.	with examples wherever necessary	(Refer Unit-III, Q26)
17.	How computer arithmetic addition and subtraction can be performed using signed magnitude data? Also provide it's hardware implementation.	(Refer Unit-III, Q30)

<b>M</b> .	and subtraction of two fixed point	(Refer Unit-III, Q	
Q9	numbers can be done. Also, draw a chostness multiplications? Explain with	(Refer Unit-III, Q3	, ,
Ω1	O. How is floating point multiplication done?	(Refer Unit-III, Q4	9)
	UNIT - IV		1
Q1		(Refer Unit-IV, Q10	. Se
Q2	to the second se		Tim
	its advantages, disadvantages.	(Refer Unit-IV, Q19)	
Q3	priemy interrupt? Define polling mechanism.	(Refer Unit-IV, Q21)	
Q4.	Describe the organization of DMA.	(Refer Unit-IV, Q28)	
Q5. Q6.	Show the memory hierarchy and give the brief explanation.	(Refer Unit-IV, Q31)	
(0)	Discuss in detail the two most common auxiliary memory devices used in computer systems.	6,61 (a = 6,6 ) ; (45)	
Q7.	What do you mean by associative memory? Give the hardware organization of associative memory.	(Refer Unit-IV, Q36)	1
Q8.	What are the different mapping techniques of cache memory? Describe cook	(Refer Unit-IV, Q38)	). (I
Q9.	Describe briefly the following terms.	(Refer Unit-IV, Q43)	
3,7	(i) Cache hits (ii) Cache miss (iii)	William Maligna, 0443)	(c
	(iv) Average memory access time.	ENT TO SEE WELL DE	(d)
din	Adoptions and Supremental Control of the Supreme	(Refer Unit-IV, Q45)	(e)
Q1. Q2.	Differentiate between RISC and CISC characteristics.  Discuss about Flynn's classifier in the state of the st	SECOND TO THE SE	(5)
72	Discuss about Flynn's classification of possel in	are the second of the second	(1)
Q4.	Discuss about Flynn's classification of parallel processor systems.	(Refer Unit-V, Q12)	(g)
_ ,	what is meant by inch	(Refer Unit-V, Q14)	(h)
	conflict.	(Refer Unit-V, Q15)	(i) E
	while short notes on year	(Refer Unit-V, Q21)	(j) V
8. 11	ustrate in a superscalar process	(Refer Unit-V, Q23) 2.	
		(Refer Unit-V, Q25)	(a) Ex
fo	replain with the help of a neat sketch how a time shared bus interconnection system at is a system bus? What are the different signal lines.	(Refer Unit-V, Q28)	b) Giv
) M	ctional units.	(Refer 11-14	mei
SVS	at is a system bus? What are the sure	(Refer Unit-V, Q30)	,
	different signal .	The second secon	scuss in
. Wh	at is a system bus? What are the different signal lines associated with a cuse various dynamic arbitration techniques.  To aches.  Look for the SIA GROUP.	Refer Unit-V, Q32) 4. (a)	Desc. Also,
	odenes.	Refer Unit-V, Q38) (b)	Discus
	Look for the SIA GROUP LOGO on the TITLE COVER before you be	Refer Unit-V, Q41)	
- 1	The SIA GROUP LOCA	5. Discu	ıss in de
-		efer Unit-V, Q43) microi	instructi

### B.Tech. II Year I Semester Examination

MODEL PAPER

#### MODEL PAPER-I

### COMPUTER ORGANIZATION AND ARCHITECTURE

( Computer Science and Engineering )

Note: This question paper contains two Parts A and B	Max. Marks: 75
Part A is compulsory which carries 25 marks. Answer all questions in Part A.	
Part B consists of 5 Units. Answer any one full question from each unit.	ten noy ob trady (ex. g
Each question carries 10 months and	B 11 OVITA GODE (1) G
Each question carries 10 marks and may have a, b, c as sub questions.	All areas of
PART-A (25 Marks)	Solutions
write about memory read and memory write operations.	(Unit-1 / Q2)
(b) Draw a diagram that shows the register transfer implementation along with the timing diagram.	Tryl angered and
as a serior in the reserve the contract of the serior	G III
and those on inferrable and a social substitution in the minimum of the substitution o	(Unit-II / Q9)
the Variation of the Control of the	(Unit-II / Q12)
(e) What is the gray code equivalent of the Hex Number 3A7.	(Unit-III / Q5
Write short notes on overflows a debasing mass as more a substrain a longer	die. u de vin at des (dd. 111 / 010) 90 ang Gardham no (Unit-111 / 010)
(g) What are the advantages and disadvantages of handshaking?	to reported upits
(h) Compare between main memory and auxiliary memory.	(Unit-IV / Q1)
(i) Explain the factors affecting throughput in pipelined processors.	(Unit-IV / Q6
(i) Write in brief about RISC.	(Unit-V / Q3
	(Unit-V / Q8
(a) Explain the components of the computer system.	
	(Unit-I / Q15
(b) Give the block diagram for registers and explain. Also, discuss about memory transfer operations.	
	(Unit-I / Q18
Discuss in detail vorious to a series	
Discuss in detail various types of shift microoperations.  (a) Describe how mapping from instructions.	(Unit-1 / 0.27
<ul> <li>(a) Describe how mapping from instruction code to microinstruction is done.</li> <li>Also, explain about subroutines.</li> </ul>	
	(Unit-II / Q16
(b) Discuss the decoding of microoperation fields.	(Unit-II / Q23)
OR Discount of the second of t	
Discuss in detail about all the microinstruction formats. Also explain various microinstruction fields.	
CTRUM ALL-IN-ONE JOURNAL FOR ENGINEERING STUDENTS	(Unit-II / Q18)

Look for the SIA GDA

(i)

Wha Also

(a)

(b) 1

R18

5

132

B.Tech. II Year I Semester Examination

MODEL 2

#### MODEL PAPER-II

#### COMPUTER ORGANIZATION AND ARCHITECTURE

Tim	e: 3 H	ours	
			Max. Marks: 75
	1101	e: This question paper contains two Parts A and B	
		Part A is compulsory which carries 25 marks. Answer all questions in Part A.	
511.50		Part B consists of 5 Units. Answer any one full question from each unit.	
		Each question carries 10 marks and may have a, b, c as sub questions.	puls modes
		PART-A (25 Marks)	Solutions
	(a)	Write substraction microoperation of 4-bit arithmetic circuit with the help of function table.	(Unit-1/Q5
	(b)	Write about timing signal.	(Unit-1 / Q10
	(c)	Discuss in brief about microinstruction format.	(Unit-II / Q
10	(d)	Distinguish between hardwired control unit and microprgrammed control unit.	(Unit-II / Q
	(e)	Write about decimal number system.	(Unit-III / Q
20	(f)	Obtain divide operation on $\frac{110}{111}$ .	(Unit-III / O
	(g)	Give the disadvantages of programmed I/O.	(Unit-IV / C
	(h)	What do you mean by associative memory?	(Unit-IV / C
	(i)	What is vector processing?	(Unit-V / 0
	(j)	Write a short note on cache coherence.	(Unit-V)
		PART-B (50 Marks)	• • •
	(a)	With the help of a diagram explain one stage of arithmetic logic shift unit.	(Unit-1 / Q
	(b)	Explain briefly about input-output configuration.	(Unit-1 / Q
		OR	
		at is a logic microoperation? Discuss in detail various types of logic microoperations.	(Unit-1 / Q
	(a)	Write short notes on instruction formats.	(Unit-11 / Q
	(b)	Illustrate the use of different addressing modes with numerical example.	(Unit-II / Q
	. 7,	OR	
	(a)	Describe briefly the general register organization.	(Unit-11 / Q
	• •	Discuss in brief about program control instructions.	(Unit-II / Q
West	(b)	Discuss in short about program control instruction	IA GROUP

### B.Tech. II Year I Semester Examination

# MODEL 3

### MODEL PAPER-III

## COMPUTER ORGANIZATION AND ARCHITECTURE

( Computer Science and Engineering )	I was the state of the
Time. 5 Troute	A STATE OF
Note: This question paper contains two Parts A and B	Max. Marks: 7:
Part A is compulsory which carries 25 marks. Answer all questions in Part A.  Part B consists of 5 Units. Answer any one full question from each unit.  Each question carries 10 marks and may have a, b, c as sub questions.	
PART-A (25 Marks)	Solutions
(a) Define digital computer.	OCTUTION
(b) Discuss in brief about microinstruction.	(Unit-1 / Q1)
(c) Describe stack organization.	(Unit-1 / Q6)
(d) What are the three basic fields present in an instruction?	(Unit-II / Q5)
(e) What is 10's complement.	(Unit-II / Q7)
(f) Write short notes on underflows:	(Unit-III / Q3)
(g) Differentiate cycle stealing and burst transfers of DMA.	(Unit-III / Q9)
(h) List the characteristics of memory devices.	(Unit-IV / Q4)
	(Unit-IV / Q8)
(i) How MIMD computer differs from SISD computer? (i) Discuss in brief about snooping protocol.	(Unit-V / Q1)
	(Unit-V / Q10)
PART-B (50 Marks)	The state of the s
Tabulate various symbols used for register transfers. With the help of an example, how register transfer is implemented.	Sinte Parent of the
OR	(Unit-1 / Q19)
Draw and explain about the instruction evals state discrete	
(a) Explain about the microprogrammed control organization.	(Unit-1 / Q35)
(b) Diagrammatically explain the process of selection of address for control memory.	(Unit-II / Q13)
5 OR	(Unit-II / Q15)
(a) With the help of a block diagram explain the computer configuration	(Unit-II / Q17)
with the help of a diagram, explain the organization of microprogram	(Onit-it) at//
To the state of th	(Unit-II / 024)
(a) Explain in detail about fixed-point representation.  (b) Explain in detail at the contract of the contract	(Unit-III / Q22)
Explain in detail about floating-point representation. Support your answers with examples wherever necessary.	(Unit-III / Q26)
SPECTRUM ALL-IN-ONE 10(19)	

SPECTRUM ALL-IN-ONE JOURNAL FOR ENGINEERING STUDENTS

SIA GROUP D

,	What	is a Booth's algorithm for 2's complement multiplications? Explain with an example.	(Unit-III
de la		What is the need of I/O Interface? Explain.	(Unit-IV
	100	함께 있는 이 18 시간 다른 사람들이 마음 page lape care page 19 kg con 유럽 모양하는 그 전 19 20 kg 하는 것으로 가는 것으로 되었다.	(Unit-IV
	(0)	Show the memory hierarchy and give the brief explanation.	,
	What	OR are the different mapping techniques of cache memory? Describe each nique with suitable diagram.	(Unit-IV
0.		Differentiate between RISC and CISC characteristics.	(Unit-V
		What is pipelining? Explain pipeline processing with an example.	(Unit-V
		OR	(Onit-A
1.	(a)	What is meant by instruction pipeline? Explain four segment instruction pipeline.	
	(b)	Write short notes on superscalar processors.	(Unit-V
274	Mary 1	Short notes on superscalar processors.	(Unit-V
0	4-14		
		ere en la la la la partie de la	
	t a table	그는 경기 가지 마음에 가장하는 이 이렇게 하지 않는 사람들은 보고 있다. 그는 이 그렇게 되었다.	
	d-ileu)		913
	P-Section 1	Company of the second s	
10 1		보다가 되는 눈도 살아 하는데 되었다. 살아지가 되어진이 불어져 어떻게 하는데 얼마나 되지	and i
#3	10 nas		(9)
	M. cus		
10	Transfer !		
Z de la	Marie 17	Totaling to the state of the st	ξü.
D/U	l ý žustí	Figure 19 1 Agindo 69 Chillian 19 19 See 19 1	jer.
· ·		Catadores Carta de Ca	201
		The second secon	
		oldic a safe south and the safe to safe a safe and the sa	
		Fig. 1. The control of the control o	acter.
	of make	in the pathonate of the state o	x 111
9.14	l i – Ales	if young the state of the state	
		A statement of the second of t	Disp
in a s	Main	g de la company	(8)