CS206: Computer System Architecture and Organization		L	1	r	Disidal Lasia Davissa
		3	1	0	Digital Logic Design
	ective: To provide cessor, memory an		C	mputer systen	n architecture and organization coverin
S. No			Course	Outcomes	(CO)
S. No	To get familiar register based a				(CO) tems, its sub-systems and concept of
	register based a	architecture.	chitecture of	computer sys	· /
CO1	register based a	architecture. design of var	rchitecture of	computer sys	tems, its sub-systems and concept of and design of instructions.
CO1	register based a To understand To understand	design of vari design of CP	ious types of U and arithme	computer sys	tems, its sub-systems and concept of and design of instructions.

S. No	Contents	Contac Hours
UNIT 1	Introduction: REGISTER TRANSFER LANGUAGE: Data movement around registers. Data movement from/to memory, arithmetic and logic micro operations. Concept of bus and timing in register transfer. Functional units and their interconnections, bus architecture, types of buses and bus arbitration. Register, bus and memory transfer.	6
UNIT 2	Control Unit: Instruction types, formats, instruction cycles and sub-cycles (fetch and execute etc), micro-operations, execution of a complete instruction. Hardwired and microprogrammed control: microprogramme sequencing, wide branch addressing, and micro-instruction with next address field, pre-fetching microinstructions, concept of horizontal and vertical microprogramming	10
UNIT 3	Central Processing Unit: Computer Arithmetic: Addition and subtraction of signed numbers look ahead carry adders. Multiplication: Signed operand multiplication, Booths algorithm and array multiplier. Division and logic operations. Floating point arithmetic operation, Processor organization, general register organization, stack organization and addressing modes.	10
UNIT 4	Memory: Basic concept and hierarchy, Main memory, Auxiliary memory, Associative memory, Cache memories: concept and design issues, associative mapping, direct mapping, set-associative mapping, cache writing and initialization.	
UNIT 5	Input/Output organization: Peripheral devices, I/O interface, I/O ports, Interrupts: interrupt hardware, types of interrupts and exceptions.	
UNIT 6	Modes of Data Transfer: Programmed I/O, interrupt initiated I/O and Direct Memory Access. I/O channels and processors. Serial Communication: Synchronous & asynchronous communication, standard communication interfaces.	8
	Total	48