

數位電路設計 (Digital Circuit Design)

Lab 1：簡易組合電路之 HDL 模組撰寫與測試 (Writing and Testing the HDL Modules of Simple Combinational Circuits)

1. 目標 (Goal)

在這次 Lab 中，我們希望同學們可以熟悉 Verilog 程式碼的撰寫與模擬。同學需模擬提供之附檔 [Simple_Circuit_prop_delay.v](#) 與 [t_Simple_Circuit_prop_delay.v](#)，並依指示修改電路模組、觀察結果波形圖。

此外，將提供同學一份邏輯電路圖，請以 gate-level modeling、dataflow modeling、以及訂定 user-defined primitive 等不同方式撰寫其 HDL 電路模組，並撰寫其測試模組。分別模擬後，繳交模組檔案及波形圖。

The main purpose of this Lab Unit is to familiar with Verilog coding and simulation. Students need to simulate the attached file [Simple_Circuit_prop_delay.v](#) and [t_Simple_Circuit_prop_delay.v](#), and modify the circuit module according to the experiment description and observe the waveform of simulation result.

Moreover, we will provide a logic circuit diagram. Please writes its HDL circuit modules by gate-level modeling, dataflow modeling, and user-defined primitive, and write the benchmark for these circuit modules. After simulation, upload the files of the modules and the waveforms of the simulation results.

2. 撰寫 HDL 電路模組與測試模組 (Design of the HDL Circuit Modules and Testbench)

A. 模擬並修改附檔 [Simple_Circuit_prop_delay.v](#) (Simulating and modifying the attached file [Simple_Circuit_prop_delay.v](#))

- (a) 模擬附檔 [Simple_Circuit_prop_delay.v](#) 與 [t_Simple_Circuit_prop_delay.v](#)，觀察 delay 變化，並比較其結果波形圖與 Lab0 中 [Simple_Circuit.v](#) 之波形圖的差異。

Simulate the attached files [Simple_Circuit_prop_delay.v](#) and [t_Simple_Circuit_prop_delay.v](#), observe the change of delay, and compare its waveform with that of [Simple_Circuit.v](#) simulated in Lab0.

- (b) 請將 [Simple_Circuit_prop_delay.v](#) 中，`not` 與 `or` 兩行敘述(statements)互換，存檔並重新編譯後，模擬之，觀察結果波形圖。

Please swap the two statements of `not` and `or` in [Simple_Circuit_prop_delay.v](#), save and compile the module again, and observe the waveform of its simulation result.

B. 撰寫組合電路之 HDL 電路設計模組(design module)與測試模組(testbench)
(Writing the HDL design module and testbench of a combinational circuit)

下圖為一組合電路之邏輯電路圖，請以不同方式撰寫其 Verilog 模組，無需考慮 propagation delay，其 **Verilog module 的 port list 順序請務必訂為 F, A, B, C, D**。

The logic diagram of a combinational circuit is shown in the following figure. Please write the Verilog module in different way without considering the propagation delay.
The order of the port list of this Verilog module must be F, A, B, C, D.




圖 1、一組合電路之邏輯電路圖

Figure 1. The logic diagram of a combinational circuit.

- (a) 請以 gate-level modeling 方式撰寫其 Verilog 電路模組(模組命名為 [Lab1_gatelevel](#)，檔案命名為 [Lab1_gatelevel.v](#))，並請撰寫其測試模組(模組命名為 [t_Lab1_gatelevel](#)，檔案命名為 [t_Lab1_gatelevel.v](#))以測試所有輸入組合。存檔、編譯後，模擬之，並觀察其結果波形圖。

Please write the Verilog circuit module in gate-level modeling and its testbench. The circuit module should be named as [Lab1_gate_level](#), and its file should be named as [Lab1_gate_level.v](#); and the testbench should be named as [t_Lab1_gate_level](#), and its file should be named as [t_Lab1_gate_level.v](#). After saving the modules, compile and simulate the modules and observe the waveform of the simulation result.

- (b) 請以 dataflow modeling 方式(assign statements)撰寫其 HDL 電路模組(模組命名為 [Lab1_dataflow](#)，檔案命名為 [Lab1_dataflow.v](#))，並修改(a)之測試模組(模組命名為 [t_Lab1_dataflow](#)，檔案命名為 [t_Lab1_dataflow.v](#))。存檔、編譯後，模擬之，並觀察其結果波形圖。

Please write the Verilog circuit module in gate-level modeling, and modify the testbench of (a) for it. The circuit module should be named as *Lab1_dataflow*, and its file should be named as *Lab1_dataflow.v*; and the testbench should be named as *t_Lab1_dataflow*, and its file should be named as *t_Lab1_dataflow.v*. After saving the modules, compile and simulate the modules and observe the waveform of the simulation result.

- (c) 請將圖 1 中虛線框內之電路撰寫成 user-defined primitive (UDP) (模組命名為 *Lab1_UDP*，檔案命名為 *Lab1_UDP.v*)，而後利用此 UDP 設計此電路之 HDL 模組 (模組命名為 *Lab1_gate_level_UDP*，檔案命名為 *Lab1_gate_level_UDP.v*)。修改 (a) 之測試模組 (模組命名為 *t_Lab1_gate_level_UDP*，檔案命名為 *t_Lab1_gate_level_UDP.v*)。存檔、編譯後，模擬之，並觀察其結果波形圖。

Please design the circuit of the dashed box in Figure 1 as a user-defined primitive (UDP). Name the UDP as *Lab1_UDP* and its file as *Lab1_UDP.v*. And then, use this UDP to design the Verilog circuit module and modify the testbench of (a) for the circuit module. The circuit module should be named as *Lab1_gate_level_UDP*, and its file should be named as *Lab1_gate_level_UDP.v*; and the testbench should be named as *t_Lab1_gate_level_UDP*, and its file should be named as *t_Lab1_gate_level_UDP.v*. After saving the modules, compile and simulate the modules and observe the waveform of the simulation result.

3. 注意事項 (Notes)

- A. 請用 ModelSim Student Edition 10.4a 做為開發環境。

Develop your lab in ModelSim Student Edition 10.4.a.

- B. 請務必使用附件提供的檔案來完成作業 2.A：

Simple_Circuit.v、*t_Simple_Circuit.v*、*Simple_Circuit_prop_delay.v*、*t_Simple_Circuit_prop_delay.v*。

Please use the attached file listed below for 2.A:

Simple_Circuit.v、*t_Simple_Circuit.v*、*Simple_Circuit_prop_delay.v*、*t_Simple_Circuit_prop_delay.v*

- C. 請務必依照 2.B (a)~(c) 中之規定命名模組及檔案。

Be sure to name the modules and files as described in 2. B (a)~(c).

4. 作業及 HDL 模組繳交 (Hand in)

A. 作業繳交: word 檔，命名為 **Lab1_學號_姓名**

- (1) 2A(a)之模擬結果波形圖，並說明與 *Simple_Circuit.v* 之波形圖的差異。(10%)
- (2) 2A(b)之模擬結果波形圖，並說明與 2A(a)之波形圖是否有差異及原因。(10%)
- (3) 2B(a)之 gate-level modeling 模擬結果波形圖，並說明是否正確。(20%)
- (4) 2B(b)之 dataflow modeling 模擬結果波形圖，並說明是否正確。(20%)
- (5) 2B(c)之電路模擬結果波形圖，並說明是否正確。(30%)
- (6) 心得與感想、及遭遇到的問題或困難。(10%)

Hand in a word file, named **Lab1_StudentID_Name , including the following items:**

- (1) The waveform of the simulation result of 2A(a), and explain the difference of the waveform with that of *Simple_Circuit.v*. (10%)
- (2) The waveform of the simulation result of 2A(b), and explain whether there is any difference between the waveforms of 2A(a) and 2A(b). (10%)
- (3) The waveform of the simulation result in gate-level modeling in 2B(a), and explain whether it is correct. (20%)
- (4) The waveform of the simulation result in dataflow modeling in 2B(b), and explain whether it is correct. (20%)
- (5) The waveform of the simulation result in 2B(c), and explain whether it is correct. (30%)
- (6) Describe what you have learned from this lab unit and discuss the problems or difficulties encountered in this lab. (10%)

B. Verilog modules 檔案繳交：

Lab1_gatelevel.v、*t_Lab1_gatelevel.v*、
Lab1_dataflow.v、*t_Lab1_dataflow.v*、
Lab1_UDP.v、*Lab1_gate_level_UDP.v*、*t_Lab1_gate_level_UDP.v*

Hand in the following Verilog modules:

Lab1_gatelevel.v、*t_Lab1_gatelevel.v*、
Lab1_dataflow.v、*t_Lab1_dataflow.v*、
Lab1_UDP.v、*Lab1_gate_level_UDP.v*、*t_Lab1_gate_level_UDP.v*

C. 助教會使用不同的測試模組來驗證同學的電路模組正確性。

After you hand in your code, TA will use similar TestBench modules with different test data to verify the correctness of your design of the Verilog circuit modules.

5. DEADLINE

A. 本實驗單元為一人一組，請將實驗報告及相關 Verilog 檔案上傳至 e3 平台。

This lab unit is one student per group. Please upload your Lab Report (word file) and the corresponding HDL code (.v files) onto e-Campus platform.

- B. 繳交截止日期為 **2016/4/20 (三) 23:59**。逾期繳交，每遲一天分數扣 10%；至多遲交四天。

The deadline is **2016/4/20 (Wed.) 23:59**. The grade of delayed submission will be 10% off for each day. Late hand-in is limited to four days at most.

- C. 請將上述作業 word 檔及 Verilog 電路模組與測試模組檔案(.v)全部壓縮成一個 **zip** 檔 (禁止上傳 rar 檔或是其他檔案格式)，並以「**Lab1_學號_姓名**」的方式命名，如：「**Lab1_0416000_王大明**」。

Please compress the word file of lab report and the Verilog circuit modules and testbench described above all into one **zip** file (rar file or other format is not accepted), and name the zip file as “**Lab1_StudentID_Name**”, for example, “**Lab1_0416000_Kent Chang**”

- D. **禁止抄襲，違者(抄襲者與被抄襲者)以 0 分計算。**

Any assignment work by fraud will get a zero point