(G) 
$$m = 32$$
  
 $C = B \times E \times S$   
 $= 3^8 \times 9^2 \times 3^8$   
 $= 3^{18}$   
 $= 3^{18}$   
 $= 3^{18}$   
 $= 3^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$   
 $= 4^{18}$ 

Thus, cache paramers ore: (m, C,B,E,S,t,b,8) = (32, 256kBytes, 256,4, 256,16,8,8) Ans

Access pattern in the given code is:

N(P) \* y(1) => this exhibits & Patial locality

Each element is 8 bytes 2 each cache line can hold 256 bytes => 356 - 32 elements

山

Given that each bet has 4 lines => X(0) = 1010 1010 1010 1010 | 0000 0000 0000 20to) B say line, =) Y10) = 1010 1010 1010 1010 1010 1000 0000 10000 0000 Set (0) (Different tag bits) say, line 2 => 9(0) = 1010 1010 1010 1010 ) 1000 0000 10000 0000 set (128) say cache line 1 => b(0) = 1010 1010 1011 1011 1,000 0000 10000 0000 say cache line 2. Now that each cache line can hold 32 elements =) 7 (0. 31) -> will be in set 0 | line 1 410,. 31) > will be in Set 0 11 line 2 N (32...63) > set 1 y (32,63) - set 1 n (224-255) -> det 7 y (224-255) - set 7.

So, lit rate for  $\frac{31}{32} = \frac{97\%}{}$ Similarly, the access pattern for all & bill is 0(0) 6(0) b(1) 9(1) => This also exhibits good spotal locality p(211) 9(511) a(0,.31) } set 128 a(32...63) bet 129 a (480-571) } set 143. hit rate = 31 = 97% A Hit rate na 97% 2000 My 2097°/6709) will some a = 97% Ang b ~ 97°/ 

(e) After completion of outter loop, see 0-7, each will have 2 cache lines populated. Each cache line will hold 32 elements of the of the set 128-143, each will have 2 cache lines populated. One cache line will hold 32 elements of a 2 other of will hold 32 elements of b

ca the lines> < showing only valid 2010

Tshowing sets that have atteast one Volid cache line>

$$S_0 \rightarrow \chi (0..31)$$
  
 $y (0..31)$ 

$$S_2 \rightarrow \mathcal{N} (64..95)$$

$$9 (64..95)$$

$$S_4 \rightarrow \pi (128...159)$$
  
 $y(128...159)$ 

$$S_{7} \rightarrow \infty (224...255)$$
  
y (224...255)

A Parks of Comment

(776 NS61 D = 45.

$$S_{128} \rightarrow \alpha (0...31)$$
b (0...31)

$$S_{129} \rightarrow \alpha (32..63)$$
  
b  $(32..63)$ 

$$S_{131} \rightarrow Q (96...127)$$
  
b (96...127)

$$S_{135} \rightarrow Q(224...255)$$
  
b(224,-255)

$$5_{138 \rightarrow Q}$$
 (320..351)  
b (320..351)

 $S_{13q} \rightarrow O(352..383)$ b (352..383)

5,40 → a (384 415) b (384.415)

S14, → a (416. 447) b (416. 447)

S,42 → a (448. 479) b (448. 479)

S,43 - a (480, 511) b (480, 571)

12) for 8 way set associative code, E=9Lets say we have 8=1=3 S=2Lets say block size is 2 & element size is 1=) b=1 & b=2 = 2.

that points to the next cache line to we evict, that is, first in first out policy, our strategy will work well in case of the downside in data access pattern. where as the downside is, this will ignore the temporal locality. That is, in case some element is accessed frequently, it will still be evicted on FIFO basis.

A STATE OF THE STA

```
@ N [256] = AAOO
     b=1, &=1, E=8
  N(0) =
                              0 0,0,0
          1010
                1010
                       0000
                              0001
  26(1)
                       0000
          1010
                1010
                1010
                       0000
 \chi(2) =
          1010
                              0 6 1 1
                       0000
          1010
                1010
 2(3)
                              0100}seto
          1010
                       0000
                1010
  2(4)=
                1010
                       0000
          1010
  2(5) =
                              01107
                1016
                       0000
          1010
 2(6)
                              Oll I Set
          1010
                1016
                       0000
 (T)K
                               1000} seto
                       0000
          1010
                1010
  2(8)
          1010
                1010
 2(9)
                       0000
                               1001
          1 010
 2(10)
                1010
                       0000
                               1010
          10101010
                       0000
 2(11)
                               1011
          1010
                1010
 2(12)
                       0000
                               11001
                               1101/2000
          10101010
                       0000
 X (13)
          10101010
                       0000
2(14)
                              1110
          1010
                1010
                       0000
 X(15)
                              11111
           Consider only seto
    > to begin with Evidion bits = 000
                               should be used
              => cache line o
          fill the new block
       2((0.11) will go in line 0
 Increment Eviction Bits => Eviction bits = 001
                            Eviction bits
80, 8 et 0
                 x(6.1) -- >001
                                         LE CENT
 cache line o
                 2(4.5)---010
 cache lines
                  2(8..9) ---->011
 cache linez
                 2(12.13) --->100
 cache line 3
                 M (16.17) - ->100
  cache line 4
```

181

Man John (be retor wood

M (20.,211 --> 110

24.25 ~~ 66b

cache lines

cache line 6

Cache line 7 x(28.,29) -- > 000 works well if Access pattern is: AADO AADI AAO2 AADA A A D AAIO works poorly when; AAOO -> No A AOO AAOF -> XIS AAID > X29 \* AA 00 (Hit) A AOE (Hit) A AZT (Miss) (Evict AAOO - AAOI) \* AAGO (Miss) (Evict AAO3-AAO4) Had we taken into account that AAOO was

Had we taken into account that AAOO was recently used, we could have evicted AAO3-AAOY (cache line 1) But with current polity, Eviction bits were DOO => Next line to be evicted was Line O.

- Determined the sets to scan in the cache began to sequented above the tag bits & valid bits for the requested address in the each scanned cache line
  - ② Scan 2: if the Miss dequested address does not exist. => it is a miss.

    Scan to check if a cache line exists where valid bit is set to false.

If now such cache line is found, scan againg to determine which cache line to evice

3 Scan 3: Now the cache has to be evicted the stands Scan & look at eviction bits of each line & determine the oldest cache line in the set.

once the LRU cache line is determined, the newly fetched data black is Placed in this line.

If the memory controller has, access stointer to the aline determined to be evicted, the new data we will be written there directly. Else an additional scan will be be required to look up the cache line with eviction bits (determined by the processing logic after scan 3.

1 Let 5=1, E= 4, 1B1= | Element | > AAOO, AAOI, AAO2, AAO3 (cold (rold (cold (cold Miss) Miss) Miss ) Miss) AAO2, AAO2, KAAPA (Miss AAOO) (Hit) (Miss > Evico AAOO) , AAOY , AAO3 (Hit) (Hit) Willy AAOI) > A A O 6 (MISS => Evict A ADZ) Although AAO2 was accessed thrice & AAO3 was accessed twice, still AAO2 was evicted because AA 03 was accessed more recently case 2: LFU Had we applied LFU in the above sequence, A A O G would have evicted AAOY AAO7 => Miss ( Evict AAO5) AAO8 => Miss (Evict AAO6) Even though we haven't accessed AAO2 & AAO3 recently, they haven't been evicted because the therfaces freq count was 3 & 2 respectively Hence, when a addresses are accessed frequently, Same LFU WOOKS WELL. when addresses are accessed sequentially, LRU work

well.

b=8, b=0, E=256

@x[8792] = AA AA0000

@y[8792] = AAA B0000

[Elemet] = 8

for (1=0 to 8191)
rest: 74)+94)

(a) Cache parameters (m, C, E, B, S, b, b, b, t) fully-Associative Cache.

m = 32

E = 256

B=28=256

S = 1

(m,C,B,E,S,b,8,t) = (32,64kBytes,256,256,1,

(b) Element  $5ize = 2^3$ Each cache line has  $2^8$  Elements  $\Rightarrow 32$  elements Hit rate = 31 = 97%

19 over all Hit rate = 97%

Assuming data goes in cache lines ecquentially There is only 1 set, 258 Cache lines 32 Elements in each cache line

E. : 21 (0-31)	2 (4096-4127)
E. 9 (031)	4 (4096-4127)
1	1
!	
E254.7 (406.4-4095	n (8160-8191)
E255: 4 (4064-40-95)	y (8160-8791)
	475

All cache lines will be valid.

out of 256 cache lines, 128 lines will hold

Decond half of array n => 2 4096-891

Other 128 lines will hold second half

of array y=> 44096-8-191. 2 y will be in

atternate cache lines

AMAT, = 
$$2 + (\frac{3}{4} \times AMAT_2) = \frac{2+\frac{3}{4} \times 31}{Rough}$$
  
AMAT<sub>2</sub> =  $10 + (\frac{1}{5} \times AMAT_3) = 3 | [10 + \frac{1}{5} \times 10^{5}]$   
A-MAT<sub>3</sub> =  $80 + (\frac{1}{20} \times 500) = 10 5$ 

$$\frac{\text{Case 2}}{\text{L1}} \xrightarrow{\text{Hit time}} \frac{\text{Hit time}}{2} = \frac{\text{Hit time}}{50\%}$$

$$\frac{1}{12} = \frac{1}{12} = \frac{1}{12}$$

Clearly, cache Hierarchy 1 is giving a better AMAT.