

HOMEWORK-1

1.

$$m = 16$$

$$C_1 (m, C, B, E, S, t, \Delta, b) = (16, 64, 4, 16, 10, 4, 2)$$

$$C_2 (m, C, B, E, S, t, \Delta, b) = (16, 64, 16, 1, 4, 10, 2, 4)$$

b.

Cache1

BA00 -	1011	1010	0000	0000	→ Miss
BA04 -	1011	1010	0000	0100	→ Miss
AA08 -	1010	1010	0000	1000	→ Miss
BA05 -	1011	1010	0000	0101 0101	→ Hit
AA14 -	1010	1010	0001	0100	→ Miss
AA11 -	1010	1010	0001	0001	→ Miss
AA13 -	1010	1010	0001	0011	→ Hit
AA38 -	1010	1010	0001	1000	→ Miss
AA09 -	1010	1010	0000	1001	→ Hit
AA0B -	1010	1010	0000	1011	→ Hit
BA04 -	1011	1010	0000	0100	→ Hit
AA2B -	1010	1010	0010	1011	→ Miss
BA05 -	1011	1010	0000	0101	→ Hit
BA06 -	1011	1010	0000	0110	→ Hit
AA09 -	1010	1010	0000	1001	→ Hit
AA11 -	1010	1010	0001	0001	→ Hit

Hits = 9
Miss = 7

S₀ - BA00 - BA03
S₁ - BA04 - BA07
S₂ - AA08 - AA0B
S₄ - AA10 - AA13
S₅ - AA14 - AA17
S₁₀ - AA28 - AA2B
S₁₄ - AA38 - AA3B

Sets available will be S₀ to S₁₅
 Rest of the sets will be empty

Cache 2

	δ	b	
BA00 - 1011 1010	0000	0000	→ Miss
BA04 - 1011 1010	0000	0100	→ Hit
AA08 - 1010 1010	0000	1000	→ Miss
BA05 - 1011 1010	0000	0101	→ Miss
AA14 - 1010 1010	0001	0100	→ Miss
AA11 - 1010 1010	0001	0001	→ Hit
AA13 - 1010 1010	0001	0011	→ Hit
AA38 - 1010 1010	0011	1000	→ Miss
AA09 - 1010 1010	0000	1001	→ Miss
AA0B - 1010 1010	0000	1011	→ Hit
BA04 - 1011 1010	0000	0100 0100	→ Miss
AA2B - 1010 1010	0010	1011	→ Miss
BA05 - 1011 1010	0000	0101	→ Hit

BA06 - 1011	1010	0000	0110	→ Hit
AA09 - 1010	1010	0000	1001	→ Miss
AA11 - 1010	1010	0001	0001	→ Hit

Miss - 9
Hit - 7

S₀ - AA00 - AA0F

S₁ - AA10 - AA1F

S₂ - AA20 - AA2F

S₃ - AA30 - AA3F

C: The above given address seq has more hits in C. Thus, no change required
 BA00, BA04, AA08, BA05, AA14, AA11, AA13,
 AA38, AA09, AA0B, BA04, AA2B, BA05,
 BA06, AA09, AA11

2.

$$t = 22$$

$$s = 8$$

$$b = 4$$

$$\Rightarrow S = 2^8$$

$$m = t + s + b$$

$$= 22 + 8 + 4$$

$$= 34.$$

a.

$$m = 34.$$

Address space = 31 bytes

$$= 2^9 \text{ Bytes} = 2^{34} \text{ bits}$$

b.

$$C = S \times E \times B$$

$$= 2^8 \times 1 \times 2^4$$

$$= 2^{12} = 4096 \text{ bytes}$$

$$\leq \# \text{ tag bits} = 22$$

$$\# \text{ block bits} = 4$$

$$\# \text{ set bits} = 8$$

$$\text{we have a valid bit too} \Rightarrow 22 + 4 + 8 + 1$$

$$= 35 \text{ bits}$$

$$d. t = 22$$

$$\Rightarrow 2^{22} \text{ Ans}$$

$\Rightarrow 2^{22}$ ~~cache lines~~ memory blocks can share one cache line

3.

Size (int) = 4

of ints = 1,000,000

m = 64.

Cache hit

rate desired = 87.5%

$$= \frac{7}{8} \times 100$$

⇒ if we read 8 ints in one go,
we will have 7 hits for each
Miss

For a direct mapped cache, $E = 1$

Let's say, we want to keep the
cost of cache minimum

$$\Rightarrow C = \frac{E}{1} \times S \times B \text{ has to be min}$$

↓
1 (for direct mapped)

each int = 4 bytes

$$\Rightarrow 8 \times \text{ints} = 32 \text{ bytes}$$

$$\Rightarrow b = 5$$

$$\Rightarrow B = 32$$

$$\text{So, } C = S \times 1 \times 32$$

if we have $S = 2 \Rightarrow 1$ set bit
we can read int, find min & evict the
line after that

cache parameters (m, C, B, E, S, t, a, b)
 $= (64, 64, 32, 1, 2, 58, 1, 5)$

Let min be a register variable

$R1 = a[0]$

for ($i=1$; $i < 1000000$; $i++$)

{
 if ($R1 > a[i]$)

 { $R1 = a[i]$; }

}

return $R1$;

4. C code

Row major by default

for a good locality of reference (I)

$sum = 0$

for (int row = 0; row < n; row++)

{

 for (int col = 0; col < m; col++)

 {

$sum += arr[row][col]$

 }

}

return $sum / (m * n)$;

for poor locality of reference. (II)


```

sum = 0
for (int col = 0; col < m; col++)
{
    for (int row = 0; row < n; row++)
    {
        sum += arr[row][col];
    }
}

```

return sum / (m * n);

In C, the 2D array is stored in row major



So, in Pseudo-code (I)

Say, a cache block can hold 5 ints

⇒ we will get a hit rate of $\frac{4}{5}$
or 80%

where as in pseudo-code (II)

we will always get a miss

because ~~arr[0][0], arr[1][0], ...~~ access sequence is

arr[0][0], arr[1][0], ... ⇒ we always get a miss

in case of Fortran, 2D array is stored in column major form.

\Rightarrow pseudo code (II) will have hit rate of 80% whereas code (I) will always have a miss if cache block can hold 5 ints and our array is ^{say} 3×5

In general, for C:


if cache block can hold elements ~~<~~ $\#$ of cols, we will have all misses

Even if cache block can hold $> \#$ of cols, we will have a poor hit rate

on the other hand, we will be able to make effective use of cache using code (I)

The reverse holds for Fortran

In Fortran:



where R_i is Row i

m
 n
 32 C B E S t s b
 4096 16 1 256 20 8 4

size of int = 4
 data path = 16

\Rightarrow 4 ints in each block.
 $S_0 - S_{255}$ cache sets.

Starting address = $0x88002008$

\Rightarrow 1000 1000 0000 0000 0010 / 0000 0000 1000
 }
 }

Cache Sets

$S_0 = (a_0, a_1)$
 $S_1 = (a_2, \dots, a_5)$
 \vdots
 $S_{255} = (a_{1018}, \dots, a_{1021})$
 $(a_{1022}, \dots, a_{1025})$
 $(a_{1026}, \dots, a_{1029})$
 \vdots
 $(a_{2042}, \dots, a_{2045})$
 $(a_{2046}, \dots, a_{2048})$

```

for (i=0; i < 2048; i++)
{
    sum += a[i];
}
return sum;
  
```

• Total RAM accesses
 $= 256 (a_0 \dots a_{1021})$
 $+ 256 (a_{1022} \dots a_{2045})$
 $+ 1 (a_{2046} \dots a_{2048})$

 513 Ans