# 2012 IBM Power Systems Technical University featuring IBM PureSystems

Enabling the infrastructure for smarter computing


#### Return to Basics I:

# Understanding POWER7 Capacity Entitlement and Virtual Processors

VN211 Rosa Davidson

Advanced Technical Skills

Advanced Technical Skills - Security and Performance - IBM






## **Session Evaluations**

# 2012 IBM Power Systems Technical University featuring IBM PureSystems

ibmtechu.com/vp





## Outline - Part 1

- PowerVM Concepts: (20 slides)
  - Terminology : CPU, CPU within AIX.
  - Two Usages View : PowerVM vs OS
  - Types of Logical PARtitions (LPARs).
  - Virtual Processor Definition (VP).
  - Capacity Entitlement Definition (CE).
  - Dedicated LPAR Definition.
  - Dedicated Donating Definition.
  - VPs vs AIX SMT scheduling VP Folding
  - Shared LPAR Definition.
    - Maximum VPs for each LPAR.
    - Shared: "The cake & the Invitees" story
  - Capacity Entitlement: Dispatch wheel.
    - "Limit the VPs, Core Access you receive"
    - The Uncapped: "The False Hope" story







# Bibliography - References

Beyond this presentation, read the White Paper from Mala Anand:
 "POWER7 Virtualization - Best Practice Guide"
 http://www.ibm.com/developerworks/wikis/display/WikiPtype/Performance+Monitoring+Documentation

 Server virtualization with IBM PowerVM http://www-03.ibm.com/systems/power/software/virtualization/resources.html

- IBM Systems Workload Estimator or <a href="http://www-912.ibm.com/estimator">http://www-912.ibm.com/estimator</a>
- IBM System p Advanced POWER Virtualization Best Practices Redbook: http://www.redbooks.ibm.com/redpapers/pdfs/redp4194.pdf
- Virtualization Best Practice: <u>http://www.ibm.com/developerworks/wikis/display/virtualization/Virtualization+Best+Practice</u>
- Configuring Processor Resources for System p5 Shared-Processor Pool Micro-Partitions: http://www.ibmsystemsmag.com/aix/administrator/systemsmanagement/Configuring-Processor-Resources-for-System-p5-Shar/
- An LPAR Review: http://www.ibmsystemsmag.com/aix/administrator/lpar/An-LPAR-Review/
- Virtualization Tricks: http://www.ibmsystemsmag.com/aix/trends/whatsnew/Virtualization-Tricks/
- A Comparison of PowerVM and x86-Based Virtualization Performance: <a href="http://www-03.ibm.com/systems/power/software/virtualization/whitepapers/powervm\_x86.html">http://www-03.ibm.com/systems/power/software/virtualization/whitepapers/powervm\_x86.html</a>
- IBM Integrated Virtualization Manager: http://www-03.ibm.com/systems/power/hardware/whitepapers/ivm.html
- Achieving Technical and Business Benefits through Processor Virtualization: <a href="http://www.ibm.com/common/ssi/fcgi-bin/ssialias?infotype=SA&subtype=WH&appname=STGE\_PO\_PO\_USEN&htmlfid=POL03027USEN&attachment=POL03027USEN.PDF">http://www.ibm.com/common/ssi/fcgi-bin/ssialias?infotype=SA&subtype=WH&appname=STGE\_PO\_PO\_USEN&htmlfid=POL03027USEN&attachment=POL03027USEN.PDF</a>
- Java Performance Advisor is available https://www.ibm.com/developerworks/wikis/display/WikiPtype/Java+Performance+Advisor ftp://ftp.software.ibm.com/aix/tools/perftools/JPA/AIX61/
- VIOS Performance Advisor is available <a href="http://www.ibm.com/developerworks/wikis/display/WikiPtype/VIOS+Advisor">http://www.ibm.com/developerworks/wikis/display/WikiPtype/VIOS+Advisor</a>
- Virtualization Performance Advisor is in development (expected Q1/2012) http://aixptools.austin.ibm.com/virt/virt\_advisor/








# Terminology: CPU




■ The Threads of the core are the: Logical Processor (LP) or Logical CPU (Icpu).



The Core becomes a "Virtual Processor" or "Physical Processor" or "Physical CPU".



A core with 4 LOGICAL CPUS






5



# Mills crunching data or My Performance Job






# Two Usage views: PowerVM and OS

#### **IDLE CAPACITY:**

- PowerVM does report cores' usage (idle core).
- Operating Systems (OS) do report the idle capacity (%idle) of Logical CPUs (SMT threads).
  - To report how many cores are used, OS gives the physical consumed: physical consumed.



# Terminology: CPU within AIX

- To see the Logical CPUs Physical CPU association: AIX command 'smtctl'
- AIX V3 is born 1990 where 1 CPU = 1 Processor.
  - Some historic Unix commands are naming logical cpus as processor.
  - New AIX Commands are showing logical cpus with the right denomination.

```
On a POWER5 SERVER - With AIX
PHYSICAL CPUs or VIRTUAL PROCESSORS "PROC"
/=>lsdev -C | grep proc
proc0
          Available 00-00
                                   Processor (VP 1)
        Available 00-02
                                   Processor (VP 2)
proc2
proc4
        Available 00-04
                                   Processor (VP 3)
                                   Processor (VP 4)
proc6
          Available 00-06
LOGICAL CPUs "processor"
/=>bindprocessor -q
The available processors are: 0 1 2 3 4 5 6 7
/=>lparstat
...type=Shared mode=Uncapped smt=On lcpu=8 mem=2048MB...
ASSOCIATION LOGICAL CPUS-PHYSICAL CPU
/=>smtctl
This system supports up to 2 SMT threads per processor.
SMT threads are bound to the same virtual processor.
proc0 has 2 SMT threads.
Bind processor 0 (lcpu0) is bound with proc0 (VP 1)
Bind processor 1 (lcpu1) is bound with proc0 (VP 1)
```

```
On a POWER7 SERVER - With AIX
PHYSICAL CPUs or VIRTUAL PROCESSORS "PROC"
# lsdev -C | grep proc
proc0
           Available 00-00
                                 Processor (VP 1)
                                 Processor (VP 2)
proc4
           Available 00-04
LOGICAL CPUs "processor"
# bindprocessor -q
The available processors are: 0 1 2 3 4 5 6 7
# lparstat
...type=Shared mode=Uncapped smt=4 lcpu=8 mem=2048MB ...
ASSOCIATION LOGICAL CPUS-PHYSICAL CPU
# smtctl
This system supports up to 4 SMT threads per processor.
SMT threads are bound to the same virtual processor.
proc0 has 4 SMT threads.
Bind processor 0 (lcpu0) is bound with proc0 (VP1)
Bind processor 1 (lcpu1) is bound with proc0 (VP 1)
Bind processor 2 (1cpu2) is bound with proc0 (VP 1)
Bind processor 3 (1cpu3) is bound with proc0 (VP1)
```





## Questions / Answers

```
root@davidson /=>lsdev -Cc processor
proc0 Available 00-00 Processor
proc2 Available 00-02 Processor
                                   4
proc4 Available 00-04 Processor
proc6 Available 00-06 Processor
proc8 Defined
                00-08 Processor
proc10 Defined
                00-10 Processor
proc12 Defined
                00-12 Processor
proc14 Defined
                 00-14 Processor
proc16 Defined
                 00-16 Processor
proc18 Defined
                 00-18 Processor
proc20 Defined
                 00-20 Processor
proc22 Defined
                 00-22 Processor
                                   16
proc24 Defined
                 00-24 Processor
proc26 Defined
                00-26 Processor
proc28 Defined
                00-28 Processor
proc30 Defined
                00-30 Processor
proc32 Defined
                 00-32 Processor
proc34 Defined
                00-34 Processor
proc36 Defined
                 00-36 Processor
proc38 Defined
                 00-38 Processor
```

Virtual Processors or Logical CPUs?

How many XX do we have?

Why 4 available / 16 defined?

#### ANSWER root@davidson /=>lparstat -i : davidson Node Name Partition Name : aix61 Partition Number : Shared-SMT Type Mode : Uncapped : 4.00 Entitled Capacity Partition Group-ID : 32769 Shared Pool ID Online Virtual CPUs\* Maximum Virtual CPUs\* : 10 Minimum Virtual CPUs

Why 16 defined and not 6 defined?

9

<sup>\* &</sup>quot;Virtual CPUs" means Virtual Processors

Advanced Technical Skills



# Types of Logical PARtition (LPAR)

#### Dedicated Partition:

- One partition has a whole number of cores (from one to the maximum supported by the server).
- Can use virtual adapters and virtual disks.
- Can share its non-used cores (Dedicated Donating) or Do not share them (Dedicated).
- Can not borrow any cores if needed.

#### Shared Partition in one Shared Pool:

- One partition has a fractional number of cores (from 0.1 to the maximum supported by the server).
- Can use virtual adapters and virtual disks.
- Share its non-used cores, belonging shared pool.
- Can borrow a fractional number of any cores if needed.
  - Have a borrowing limit (Capped) or no borrowing limit (Uncapped).
- Is assigned to a pool of shared cores: Processors Pool or Shared Pool
  - Group the cores which are shared by Shared Partitions.


#### VIO Server:

- An Appliance Partition used to virtualize physical network adapters, physical storage adapters and CD devices.
- A server can have one to many VIO servers.






## PowerVM: Virtual Processor Definition




- Cores are presented to LPARS' Operating Systems as Virtual Processor (VP).
- PowerVM virtualizes the physical cores, delivering a portion of a them to each LPAR.



## PowerVM: Capacity Entitlement Definition



- The whole or fractional number of cores is represented by the : Capacity Entitlement (CE).
  - The initial fraction is 1/10<sup>th</sup> of a core.




CORE 0

- Additional fraction can be in order of 1/100<sup>th</sup> of a core
  - This presentation does represent only 1/10<sup>th</sup>.
- Within HMC, Capacity Entitlement (CE) is called Processing Unit.






# HMC: Processing Unit for Capacity Entitlement








### PowerVM: Dedicated LPAR Definition







- Dedicated / Dedicated Donating LPARs: receive all fractions of cores (the whole core).
- Dedicated LPAR:
  - Idle cycles « of the core » are not ceded: % idle is present.
  - You have dedicated cores : relationship 1:1
  - Your cores are there for you and you only: IMMEDIATELY available.
  - As there is no sharing, there is the best processor affinity: you're the only one to use these cores.





# PowerVM: Dedicated Donating LPAR Definition







- Dedicated / Dedicated Donating LPARs: receive all fractions of cores (the whole core).
- Dedicated Donating LPAR:
  - Idle cycles <u>« of the core »</u> are ceded to the share pool : share pool is extended.
    - %idle can be present. It does represent the %idle 4 Logical CPUs of the used core (SMT 4).
  - Your cores are there for you and you only: IMMEDIATELY available.
  - The processor affinity is restored after shared LPARs have been invited to use your idle cycles.





## PowerVM: Shared LPAR Definition





- Shared LPARs: receive a fractional number of cores.
  - Capped: the fractional number of cores goes up to the value of this fractional number (CE).
    - LPAR 2 can run up to 0.3 only because CE is 0.3 AND LPAR 2 is capped.
  - Uncapped: the fractional number of cores goes beyond the CE up to the whole number of VP (cores).
    - LPAR 1 can run up to 3.0 because VP is 3 AND LPAR 1 is uncapped.






## The "Virtual Processors"






## **VPs vs AIX SMT Scheduling**



#### **Default AIX Folding / SMT Approach**






- Current AIX folding / SMT scheduling approach favors :
  - single threaded performance, faster response time, and total LPAR level throughput
    - As load increases, <u>cores are unfolded to keep them Single Threaded</u> (ST mode) until all available LPAR cores are unfolded.
    - Some spare core capacity above what is minimally needed is held for workload spikes
    - Further load increases will start switching cores (VP) to SMT2 then to SMT4






## **VPs vs AIX Folding**





#### **Default AIX Folding / SMT Approach**



All cores unfolded -> physc = nb VPs
Tertiaries begin to be loaded.

My Sizing ??!!!!

100 users-4 cores; 200 users-8 cores and VP=8 – I have 100 users – physc 8 !!

ARGH!

**OUCH!/OUCH** 


- Current AIX folding / SMT scheduling approach favors :
  - single threaded performance, faster response time, and total LPAR level throughput
    - As load increases, cores are unfolded to keep them single threaded <u>until all available LPAR cores are unfolded (VP)</u>






# What your sizing did not tell you...





- Sizing does compute an equivalent of "processing" capacity
  - It's an "in-depth" scheduling: it is not true at all.





"sizing are linear": it is not true at all.


<u>rPerf</u>					
	GHz	cores	rPerf	rPerf/core	
595	5.00	64	553.01	8.64	
595	5.00	48	430.53	8.97	
595	5.00	32	307.12	9.60	Advanced
595	5.00	16	164.67	10.29	Technical
595	5.00	8	87.10	10.89	Skills



#### MAXIMUM VPs FOR EACH LPAR







Configuration B
GOOD PERFORMER 4 VP < 4 CORES
For my example it is equal : it should not.



**MUST BE LESS THAN** 

The NUMBER of CORES of the SHARE POOL.

- The VPs exceeding the number of cores will be <u>dispatched sequentially</u>:
  - Defining 8 VPs (Configuration A) gives a wrong assumption on the "real" parallelism.
  - Only 4 VPs are able to run physically at the same time because we have only 4 Cores
  - The maximum parallelism degree (nb of VPs) for any LPAR is nb of CORES.
- Configuration A does lose performance:
  - It can generate up to 3 VP Context Switches PLUS a hurting and useless loss of Processor affinity.




21



1 second

# Configuration A under Micro...second (< 1 s)





#### **LPAR 1 - 8 VP - 32 CPUs**

CE: 4 due to 4 cores in Share Pool Ratio CE/VP: 0.5

t0: 16 Effective CPUs running

t1: 16 Effective CPUs running

t2: 16 Effective CPUs running

t3: 16 Effective CPUs running









# Let's see Configuration B under microscope

#### Shared Pool - 4 cores



- Less work for PowerVM Hypervisor
  - ✓ More performance for the LPAR
- Processor Affinity (No extra. Cleaning work).
  - ✓ More performance for the LPAR



**LPAR 1 – 4 VP – 16 CPUs** 

CE: 4 due to 4 cores in Share Pool

Ratio CE/VP: 1.0


- t0: 16 Logical CPUs running
- t1: 16 Logical CPUs running
- t2: 16 Logical CPUs running
- t3: 16 Logical CPUs running
- Always 16 "Effective" CPUs running
  - Continuously vs Disruptive





#### PowerVM Published Informations

At <a href="http://www.ibm.com/developerworks/wikis/display/WikiPtype/Performance+Monitoring+Documentation">http://www.ibm.com/developerworks/wikis/display/WikiPtype/Performance+Monitoring+Documentation</a>



"P7 Virtualization Best Practice" – Page 5


#### " 1.1.1 Sizing/configuring virtual processors:

The number of virtual processors in each LPAR in the system should not "exceed" the number of cores available in the system (CEC/framework) or if the partition is defined to run in specific virtual shared processor pool, the number of virtual processors should not exceed the maximum defined for the specific virtual shared processor pool. Having more virtual processors configured than can be running at a single point in time does not provide any additional performance benefit and can actually cause additional context switches of the virtual processors reducing performance.






# PowerVM: Minimum of entitlement per VP






# The CAKE: Who's eating the cake tonight? \_\_\_\_\_it's LPAR 1!








You are LPAR1






- Minimum to give to "the others"
  - The total of LPAR 2,3,4 deliver with the minimum each:  $(VP_{total} VP_{LPAR1})^* 0.1$ Here, you can not eat and you must give:  $(16-4)^* 0.1 = 1.2$  cores
- LPAR 1 can consume at maximum = Max physc
  - LPAR 1 can only consume a maximum of:  $CO_{\text{shar}}$  Minimum to Give Here, 4 1.2 = 2.8 as Physical Consumed for LPAR 1





## The CAKE: How to eat MORE cake tonight?





You are LPAR1

3.4 Cores

We reduce the "others" VPs !! Less Guests, More Cake (sic).

Minimum to give to "the others"

Who's in charge of your Physe? "The others VPs" (ouch, ouch).

- The total of LPAR 2,3,4 deliver with the minimum each:  $VP_{total} VP_{LPAR1} * 0.1$ Here, you can not eat and you must give : (10-4) \* 0.1 = 0.6 cores
- LPAR 1 can consume at maximum = Max physc
  - LPAR 1 can only consume a maximum of: CO<sub>shar</sub> Minimum to give
     Here, 4 0.6 = 3.4 as Physical Consumed for LPAR 1





#### The CAKE: What we have seen is so far









#### "Reduce the others" means there's a ratio between nb of Cores and the nb of VPs

- Example 1 : ratio = 4 (16 VPs / 4 cores) LPAR 1: max. physc is 2.8
- Example 2 : ratio = 2.5 (10 VPs / 4 cores) LPAR 1: max. physc is 3.4

#### People increase the number of VPs for an LPAR...

- Thinking it guarantees a growth capacity of the LPAR.
  - For real, it increases automatically the physic with idle%
  - It activates folding activity.
  - It decreases the uncapped capacity of all others LPARs.
  - People doing server sizing become stressed or angry
- Large Share Pool with large uncapped are less predictable.





## What your sizing is not telling you clearly...





Sizing by rPerf: Techno Y = 1.5 x Techno X

Reducing the number of cores



Share Pool Size 60 cores Techno X

180 VPs defined: ratio 3

You reduce the number of cores

You reduce your nb of VPs!

Share Pool Size 40 cores Techno Y

▶ 180 VPs defined : ratio 4.5 should become

120 VPs defined : ratio 3

#### As rPerf tells you :

- Because the core is more powerful (4 arms)....you have sized with less cores.
- Be fair, you buy less cores. Thus, use less VPs for your LPARs to keep at least the original ratio.

#### Mostly doing migration to P7 servers,

- People do not readjust the number of VPs.
- BUT the number of cores has sometimes drastically decreased and thus, the ratio drastically increased.
- Avoid Global Frame computation

-> Thus, Re-Adjust your number of VPs per LPAR.





## VP are always dispatched...except if folded



My machine is a POWER5 SMT2 with 4 VPs. My Machine is idle: physc is 0.01. Why not 0.04 or 0.4?

em	config	guratio	on: I	lcpu:	=8 me	e <b>m</b> =20	48 <b>M</b> B	ent=	= <b>4.</b> 00	1								2
	memoi	гу			pag	ge			fa	ults					cpu			k
b	avm	fre	re	pi	ро	fr	sr	су	in	sy	cs u	ıs s	уi	id w	a	рс	ec	1
0	420690	55828	0	0	0	0	0	0	2	138	182	0	0	99	0	0.01	0.2	
0	420690	55828	0	0	0	0	0	0	2	314	372	0	0	99	0	0.01	0.2	
0	420690	55828	0	0	0	0	0	0	3	101	180	0	0	99	0	0.01	0.2	
0	420690	55828	0	0	0	0	0	0	5	511	370	0	0	99	0	0.01	0.2	
0	420690	55828	0	0	0	0	0	0	3	355	398	0	0	99	0	0.01	0.2	
	- 6 0 0 0	memoral avm 0 420690 0 420690 0 420690	memory  b avm fre 0 420690 55828 0 420690 55828 0 420690 55828	memory  b avm fre re 0 420690 55828 0 0 420690 55828 0 0 420690 55828 0 0 420690 55828 0	memory  b avm fre re pi 0 420690 55828 0 0 0 420690 55828 0 0 0 420690 55828 0 0 0 420690 55828 0 0	memory page 5 avm fre re pi po 0 420690 55828 0 0 0 0 0 420690 55828 0 0 0 0 0 420690 55828 0 0 0 0	memory page  b avm fre re pi po fr 0 420690 55828 0 0 0 0 0 420690 55828 0 0 0 0 0 420690 55828 0 0 0 0 0 420690 55828 0 0 0 0	memory page  b avm fre re pi po fr sr 0 420690 55828 0 0 0 0 0 0 420690 55828 0 0 0 0 0 0 420690 55828 0 0 0 0 0 0 420690 55828 0 0 0 0 0	memory page  b avm fre re pi po fr sr cy 0 420690 55828 0 0 0 0 0 0 0 420690 55828 0 0 0 0 0 0 0 420690 55828 0 0 0 0 0 0 0 420690 55828 0 0 0 0 0 0	memory page fa	b avm fre re pi po fr sr cy in sy 0 420690 55828 0 0 0 0 0 0 2 138 0 420690 55828 0 0 0 0 0 0 2 314 0 420690 55828 0 0 0 0 0 0 3 101 0 420690 55828 0 0 0 0 0 0 5 511	memory page faults  b avm fre re pi po fr sr cy in sy cs to 420690 55828 0 0 0 0 0 0 2 138 182 0 420690 55828 0 0 0 0 0 0 2 314 372 0 420690 55828 0 0 0 0 0 0 0 3 101 180 0 420690 55828 0 0 0 0 0 0 5 511 370	memory page faults  b avm fre re pi po fr sr cy in sy cs us s 0 420690 55828 0 0 0 0 0 0 2 138 182 0 0 420690 55828 0 0 0 0 0 0 2 314 372 0 0 420690 55828 0 0 0 0 0 0 3 101 180 0 0 420690 55828 0 0 0 0 0 0 5 511 370 0	memory page faults  b avm fre re pi po fr sr cy in sy cs us sy in 420690 55828 0 0 0 0 0 0 2 138 182 0 0 0 420690 55828 0 0 0 0 0 0 2 314 372 0 0 0 420690 55828 0 0 0 0 0 0 3 101 180 0 0 0 0 420690 55828 0 0 0 0 0 0 5 511 370 0 0	memory page faults  b avm fre re pi po fr sr cy in sy cs us sy id w 0 420690 55828 0 0 0 0 0 0 2 138 182 0 0 99 0 420690 55828 0 0 0 0 0 0 2 314 372 0 0 99 0 420690 55828 0 0 0 0 0 0 3 101 180 0 0 99 0 420690 55828 0 0 0 0 0 0 5 511 370 0 0 99	memory         page         faults         cpu           b         avm         fre         re         pi         po         fr         sr         cy         in         sy         cs         us         sy         id         wa           0         420690         55828         0         0         0         0         0         2         314         372         0         0         99         0           0         420690         55828         0         0         0         0         0         3         101         180         0         0         99         0           0         420690         55828         0         0         0         0         0         5         511         370         0         0         99         0	memory         page         faults         cpu           b         avm         fre         re         pi         po         fr         sr         cy         in         sy         cs         us         sy         id         wa         pc           0         420690         55828         0         0         0         0         0         2         314         372         0         0         99         0         0.01           0         420690         55828         0         0         0         0         0         3         101         180         0         99         0         0.01           0         420690         55828         0         0         0         0         5         511         370         0         0         99         0         0.01	memory         page         faults         cpu           b         avm         fre         re         pi         po         fr         sr         cy         in         sy         cs         us         sy         id         wa         pc         ec           0         420690         55828         0         0         0         0         0         2         314         372         0         0         99         0         0.01         0.2           0         420690         55828         0         0         0         0         3         101         180         0         99         0         0.01         0.2           0         420690         55828         0         0         0         0         0         5         511         370         0         0         99         0         0.01         0.2

Why my physc is 0.01 and not 0.04 or 0.4?

physc is 0.01 because only 1 VP is unfolded (principle to be idle).

. ,		•								
SD Thread State.										
CPU	VP_STATE	SLEEP_STATE								
0	ACTIVE	AWAKE								
1	ACTIVE	AWAKE								
2	DISABLED	SLEEPING								
3	DISABLED	SLEEPING								
4	DISABLED	SLEEPING								
5	DISABLED	SLEEPING								
6	DISABLED	SLEEPING								
7	DISABLED	AWAKE								

Why each VP has a minimum of 0.1: A VP needs to run to cede its time,

• • • •

even it takes less than 0.1 to cede.

Minimum Entitlement could have been less!!

**DO NOT DESACTIVATE FOLDING** 






# The "Capacity Entitlement"








# PowerVM: Capacity Entitlement – Dispatch Wheel






- Each LPAR will receive its CAPACITY Entitlement (CE) every 10 ms (dispatch wheel).
  - Major difference between «Shared», «Dedicated», «Dedicated Donating»: <u>IDLE CYCLES of Core</u>.
- Shared Pool: Processor Affinity is optimum due <u>a fabulous ratio</u> of 4VP<sub>SHAR</sub> = 4 CO<sub>SHAR</sub>.
- Shared Pool: <u>Processor Affinity determined by pHyp based on the CE of each Shared LPAR.</u>



## PowerVM: The ratio CE/VP - Access to the core



- Each LPAR will receive its CAPACITY Entitlement every 10 ms (dispatch wheel).
  - $CE_{VP}$  is a ratio ( $CE_{LPAR}/VP_{LPAR}$ ).
- With the minimum of 0.1 of CE/VP,
  - the Virtual processor has accessed during 1 ms only to the core.

CORE <sub>Access</sub> in ms= (CE<sub>LPAR</sub>/VP<sub>LPAR</sub>) \* 10








## "Limit the VPs, Core Access you receive"






- For the SAME CE<sub>LPAR</sub>, let's compare Performance of LPAR 1 with Performance of LPAR 2:
  - 3 ms of core access (LPAR2) vs 1 ms of core access (LPAR1): "300% more" or "x 3 times" of core access !!
  - Dispatch Interval:
    - LPAR 1 : dispatch between 9 ms to 18 ms.
    - LPAR 2 : dispatch between 7 ms to 14 ms








## Welcome to "Adventures in Uncapland"












- My performance of LPAR 1 can be rescued by the UNCAPPED feature.
  - Same time of core access: 3 ms of core access.
  - Same dispatch Interval: LPAR 1 : between 7 ms to 14 ms

BUT,
"Who's eating the cake tonight?"



## "Adventures in Uncapland" is Adventures first






CAKE: 10 cores VPs : 10 VPs



Your «VPs» can be dispatched at 0.1ms on SAME core.







CAKE: 6 cores VPs : 10 VPs





Story of the "Interrupt at 3ms"





## **Shared LPAR: Estimate Uncapped Exposure**



	Po	ower\	/M H	yperv	isor I	Dispa	itch V	Vheel	= 10	ms	
	vp12	vp12	vp12	vp12	vp12	vp12	Dis	patch	inte	rval	
	vp11	vp11	vp11	vp11	vp11	vp11					
	vp10	vp10	vp10	vp10	vp10	vp10	Poter	ntial i	inca	ped	
C	) 1	1 2	2 3	3 4	4 5	5	6 7	7 8	3 9	9 10	
	Try to use the cores you bought !										

CORE Access in ms =  $(CE_{LPAR}/VP_{LPAR}) * 10$  $6ms = (CE_{LPAR}/VP_{LPAR}) * 10$ 

$$0.6 = CE_{LPAR} / VP_{LPAR}$$
or

$$VP_{LPAR} = 1.67 CE_{LPAR}$$

Try to use the cores you bought!Not to spend your time in dispatch wait.

0.1
0.2
Derformance for growing uncapped is not safe here.
LPAR1 VP 1 - CE 0.1 is OK if physc 0.1 or 0.2.

LPAR2 VP 1 - CE 0.1 to physc 1.0 is NOT OK


0.9 to gain in "Adventures in Uncapland"

0.4 0.5 0.6 0.7 0.8 0.9

(CE/VP)

Performance for uncapped is better : from acceptable to good. LPAR2 VP 2- CE 1.2 capped is OK

LPAR2 VP 2- CE 1.2 physc 2.0 is better "Adventures in UncapLand" is more limited.







## Conclusions

#### We have reviewed:

- Part I: Basic Concepts of PowerVM.
- Part II: Technical Insights on the balance on CE / VP for shared LPARs.

We hope this will help you to size, configure and implement Power7 Servers.










featuring IBM PureSystems



# Helping you gain the IBM Systems skills needed for smarter computing



- Comprehensive education, training and service offerings
- Expert instructors and consultants, world-class content and skills
- Multiple delivery options for training and services
- Conferences explore emerging trends and product strategies

www.ibm.com/training

#### Special Programs:

- IBM Systems 'Guaranteed to Run' Classes --Make your education plans for classes with confidence!
- Instructor-led online (ILO) training
   The classroom comes to you.
- Customized, private training
- Lab-based services assisting in high tech solutions

#### Notes on benchmarks and values



### 2012 IBM Power Systems Technical University

featuring IBM PureSystems

The IBM benchmarks results shown herein were derived using particular, well configured, development-level and generally-available computer systems. Buyers should consult other sources of information to evaluate the performance of systems they are considering buying and should consider conducting application oriented testing. For additional information about the benchmarks, values and systems tested, contact your local IBM office or IBM authorized reseller or access the Web site of the benchmark consortium or benchmark vendor.

IBM benchmark results can be found in the IBM Power Systems Performance Report at http://www.ibm.com/systems/p/hardware/system\_perf.html .

All performance measurements were made with AIX or AIX 5L operating systems unless otherwise indicated to have used Linux. For new and upgraded systems, AIX Version 4.3, AIX 5L or AIX 6 were used. All other systems used previous versions of AIX. The SPEC CPU2006, SPEC2000, LINPACK, and Technical Computing benchmarks were compiled using IBM's high performance C, C++, and FORTRAN compilers for AIX 5L and Linux. For new and upgraded systems, the latest versions of these compilers were used: XL C Enterprise Edition V7.0 for AIX, XL C/C++ Enterprise Edition V7.0 for AIX, XL FORTRAN Enterprise Edition V9.1 for AIX, XL C/C++ Advanced Edition V7.0 for Linux, and XL FORTRAN Advanced Edition V9.1 for Linux. The SPEC CPU95 (retired in 2000) tests used preprocessors, KAP 3.2 for FORTRAN and KAP/C 1.4.2 from Kuck & Associates and VAST-2 v4.01X8 from Pacific-Sierra Research. The preprocessors were purchased separately from these vendors. Other software packages like IBM ESSL for AIX, MASS for AIX and Kazushige Goto's BLAS Library for Linux were also used in some benchmarks.

For a definition/explanation of each benchmark and the full list of detailed results, visit the Web site of the benchmark consortium or benchmark vendor.

TPC http://www.tpc.org
SPEC http://www.spec.org

LINPACK http://www.netlib.org/benchmark/performance.pdf

Pro/E <a href="http://www.proe.com">http://www.proe.com</a>
GPC <a href="http://www.spec.org/gpc">http://www.spec.org/gpc</a>
VolanoMark <a href="http://www.volano.com">http://www.volano.com</a>

STREAM <a href="http://www.cs.virginia.edu/stream/">http://www.cs.virginia.edu/stream/</a>
SAP <a href="http://www.sap.com/benchmark/">http://www.sap.com/benchmark/</a>

Oracle Applications <a href="http://www.oracle.com/apps">http://www.oracle.com/apps</a> benchmark/

PeopleSoft - To get information on PeopleSoft benchmarks, contact PeopleSoft directly

Siebel http://www.siebel.com/crm/performance\_benchmark/index.shtm

Baan http://www.ssaglobal.com

Fluent <a href="http://www.fluent.com/software/fluent/index.htm">http://www.fluent.com/software/fluent/index.htm</a>

TOP500 Supercomputers http://www.top500.org/

Ideas International http://www.ideasinternational.com/benchmark/bench.html

Storage Performance Council <a href="http://www.storageperformance.org/results">http://www.storageperformance.org/results</a>

Revised March 12, 2009

#### Notes on HPC benchmarks and values



#### 2012 **IBM Power Systems Technical University**

featuring IBM PureSystems

The IBM benchmarks results shown herein were derived using particular, well configured, development-level and generally-available computer systems. Buyers should consult other sources of information to evaluate the performance of systems they are considering buying and should consider conducting application oriented testing. For additional information about the benchmarks, values and systems tested, contact your local IBM office or IBM authorized reseller or access the Web site of the benchmark consortium or benchmark vendor.

IBM benchmark results can be found in the IBM Power Systems Performance Report at http://www.ibm.com/systems/p/hardware/system\_perf.html .

All performance measurements were made with AIX or AIX 5L operating systems unless otherwise indicated to have used Linux. For new and upgraded systems, AIX Version 4.3 or AIX 5L were used. All other systems used previous versions of AIX. The SPEC CPU2000, LINPACK, and Technical Computing benchmarks were compiled using IBM's high performance C, C++, and FORTRAN compilers for AIX 5L and Linux. For new and upgraded systems, the latest versions of these compilers were used: XL C Enterprise Edition V7.0 for AIX, XL C/C++ Enterprise Edition V7.0 for AIX, XL FORTRAN Enterprise Edition V9.1 for AIX, XL C/C++ Advanced Edition V7.0 for Linux, and XL FORTRAN Advanced Edition V9.1 for Linux. The SPEC CPU95 (retired in 2000) tests used preprocessors, KAP 3.2 for FORTRAN and KAP/C 1.4.2 from Kuck & Associates and VAST-2 v4.01X8 from Pacific-Sierra Research. The preprocessors were purchased separately from these vendors. Other software packages like IBM ESSL for AIX, MASS for AIX and Kazushige Goto's BLAS Library for Linux were also used in some benchmarks.

For a definition/explanation of each benchmark and the full list of detailed results, visit the Web site of the benchmark consortium or benchmark vendor.

SPEC http://www.spec.org

LINPACK http://www.netlib.org/benchmark/performance.pdf

 Pro/E
 <a href="http://www.proe.com">http://www.proe.com</a>

 GPC
 <a href="http://www.spec.org/gpc">http://www.spec.org/gpc</a>

STREAM http://www.cs.virginia.edu/stream/

Fluent http://www.fluent.com/software/fluent/index.htm

TOP500 Supercomputers <a href="http://www.top500.org/">http://www.top500.org/</a>
AMBER <a href="http://amber.scripps.edu/">http://amber.scripps.edu/</a>

FLUENT http://www.fluent.com/software/fluent/fl5bench/index.htm

GAMESS <a href="http://www.msg.chem.iastate.edu/gamess">http://www.msg.chem.iastate.edu/gamess</a>

GAUSSIAN <a href="http://www.gaussian.com">http://www.gaussian.com</a>

ANSYS http://www.ansys.com/services/hardware-support-db.htm

Click on the "Benchmarks" icon on the left hand side frame to expand. Click on "Benchmark Results in a Table" icon for benchmark results.

ABAQUS <a href="http://www.simulia.com/support/v68/v68">http://www.simulia.com/support/v68/v68</a> performance.php

ECLIPSE http://www.sis.slb.com/content/software/simulation/index.asp?seg=geoquest&

MM5 http://www.mmm.ucar.edu/mm5/

MSC.NASTRAN http://www.mscsoftware.com/support/prod%5Fsupport/nastran/performance/v04\_sngl.cfm

STAR-CD www.cd-adapco.com/products/STAR-CD/performance/320/index/html

NAMD http://www.ks.uiuc.edu/Research/namd

HMMER http://hmmer.ianelia.org/

http://powerdev.osuosl.org/project/hmmerAltivecGen2mod

Revised March 12, 2009



## Notes on performance estimates



#### rPerf for AIX

- rPerf (Relative Performance) is an estimate of commercial processing performance relative to other IBM UNIX systems. It is derived from an IBM analytical model which uses characteristics from IBM internal workloads, TPC and SPEC benchmarks. The rPerf model is not intended to represent any specific public benchmark results and should not be reasonably used in that way. The model simulates some of the system operations such as CPU, cache and memory. However, the model does not simulate disk or network I/O operations.
- rPerf estimates are calculated based on systems with the latest levels of AIX and other pertinent software at the time of system announcement. Actual performance will vary based on application and configuration specifics. The IBM eServer pSeries 640 is the baseline reference system and has a value of 1.0. Although rPerf may be used to approximate relative IBM UNIX commercial processing performance, actual system performance may vary and is dependent upon many factors including system hardware configuration and software design and configuration. Note that the rPerf methodology used for the POWER6 systems is identical to that used for the POWER5 systems. Variations in incremental system performance may be observed in commercial workloads due to changes in the underlying system architecture.

All performance estimates are provided "AS IS" and no warranties or guarantees are expressed or implied by IBM. Buyers should consult other sources of information, including system benchmarks, and application sizing guides to evaluate the performance of a system they are considering buying. For additional information about rPerf, contact your local IBM office or IBM authorized reseller.

#### CPW for IBM i

Commercial Processing Workload (CPW) is a relative measure of performance of processors running the IBM i operating system. Performance in customer environments may vary. The value is based on maximum configurations. More performance information is available in the Performance Capabilities Reference at: www.ibm.com/systems/i/solutions/perfmgmt/resource.htmlevised April 2, 2007