

# Lab 2

**Sophie Samuels**

10/14/2023

CDA3203 Computer Logic Design

Fall 2023

Dr. Maria Petrie

Florida Atlantic University

**Part 1:** A 1-bit Half Adder to add 2 binary bits (A, B) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates.

### Project Settings Snip

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:  
Z:/CDA3203\_Logic/Lab2\_samuelsophie/

Project name: HalfAdder\_ssamuels

Top-level design entity: HalfAdder\_ssamuels

Number of files added: 0

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ALC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>

Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C


**Successful Compilation**

< Back   Next >   Finish   Cancel


### Truth Table

Inputs		Calculate A plus B in decimal	Outputs A plus B in binary	
A	B		Cout	Sum
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	2	1	0

### K-maps and Simplest Sum of Products



### Drawing Simplest NAND Circuit equivalent the Simplest Sum of Products



## VHDL Code


## Successful Compilation

```

1  -- Lab 2 Half Adder by Sophie Samuels
2
3  library IEEE;
4  use ieee.std_logic_1164.all;
5
6  entity HalfAdder_ssamuels is
7      port
8      (
9          --Input ports
10         A, B      : in  STD_LOGIC;
11
12         -- Output ports
13         Cout, Sum  : out STD_LOGIC
14     );
15 end HalfAdder_ssamuels;
16
17 architecture Structure of HalfAdder_ssamuels is
18     SIGNAL w1, w2, w3, w4, w5: STD_LOGIC;
19
20 begin
21
22     w1 <= A NAND A ; --A'
23     w2 <= B NAND B ; --B'
24     w3 <= w1 NAND B ; --(A'B)'
25     w4 <= A NAND w2 ; --(AB')'
26     w5 <= A NAND B ; --(AB)'
27     Sum <= w3 NAND w4 ; --((A'B)'(AB')')' = AB + AB DeMorgan's Law
28     Cout <= w5 NAND w5 ; --(AB)' = AB
29
30 end Structure;

```

## Timing Diagram



**Part 2:** A 1-bit Full Adder to add 2 binary bits (A, B) and a 1-bit Carry-in (Cin) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates.

### Project Settings Snip

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:  
Z:/CDA3203\_Logic/Lab2\_samuelsophie/

Project name: FullAdder\_ssamuels

Top-level design entity: FullAdder\_ssamuels

Number of files added: 1

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ALC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>

Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C

< Back Next > Finish Cancel

### Truth Table

Inputs			Calculate sum of A, B, Cin in decimal	Outputs in binary	
A	B	C <sub>in</sub>		C <sub>out</sub> 4	Sum4
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	2	1	0
1	0	0	1	0	1
1	0	1	2	1	0
1	1	0	2	1	0
1	1	1	3	1	1

### K-maps and Simplest Sum of Products

Sum4

		Cin	0	1
AB	00	0	0	1
	01	1	0	0
	11	0	1	1
	10	1	0	0

Cout4

		Cin	0	1
AB	00	0	0	0
	01	0	1	0
	11	1	1	1
	10	0	1	1

Sum

$$\bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}C + A\bar{B}\bar{C}$$

001 010 111 100

Cout


$$ABC + \bar{A}BC + A\bar{B}C$$

110 011 111

111 111 101

$AB + BC + AC$

Drawing Simplest NAND Circuit equivalent the Simplest Sum of Products



## VHDL Code

## Successful Compilation


```

1  --Full Adder using NAND Gates By Sophie Samuels
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  ENTITY FullAdder_ssamuels IS
7  PORT (A, B, Cin : IN STD_LOGIC;
8        Cout, Sum : OUT STD_LOGIC);
9  END FullAdder_ssamuels;
10
11 ARCHITECTURE Structure OF FullAdder_ssamuels IS
12
13     SIGNAL temp1, temp2, temp3, temp4 : STD_LOGIC;
14     COMPONENT NAND3_ssamuels IS
15     PORT ( A, B, C : IN STD_LOGIC;
16           Y : OUT STD_LOGIC);
17     END COMPONENT NAND3_ssamuels;
18
19     COMPONENT NAND4_ssamuels IS
20     PORT (A, B, C, D : IN STD_LOGIC;
21           Y : OUT STD_LOGIC);
22     END COMPONENT NAND4_ssamuels;
23
24 BEGIN
25     --Cout = AB + ACin + Bin
26     n3 : NAND3_ssamuels PORT MAP (A NAND B, A NAND Cin, B NAND Cin, Cout);
27
28     --Sum = A'B'Cin + A'BCin' + ABCin + AB'Cin'
29     aNotbNotC : NAND3_ssamuels PORT MAP (A NAND A, B NAND B, Cin, temp1);
30     aNotBCNot : NAND3_ssamuels PORT MAP (A NAND A, B, Cin NAND Cin, temp2);
31     abc : NAND3_ssamuels PORT MAP (A, B, Cin, temp3);
32     abNotcNot : NAND3_ssamuels PORT MAP (A, B NAND B, Cin NAND Cin, temp4);
33     Sum_temps : NAND4_ssamuels PORT MAP (temp1, temp2, temp3, temp4, Sum);
34 END Structure;

```


[View Quartus II Information](#)

## Timing Diagram




**Part 3:** A 4-bit Adder to add 2 4 bit binary numbers (A3,A2,A1,A0 and B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built.

### Project Settings Snip



### Draw of your circuit



## VHDL Code


## Successful Compilation

```


1  --4-Bit Adder using Full Adder by Sophie Samuels
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  ENTITY Adder_4bit_ssamuels IS
7  PORT (A, B : IN STD_LOGIC_VECTOR (3 downto 0);
8        Cin : IN STD_LOGIC;
9
10         Cout : OUT STD_LOGIC;
11         Sum : OUT STD_LOGIC_VECTOR (3 downto 0));
12  END Adder_4bit_ssamuels;
13
14  ARCHITECTURE Structure OF Adder_4bit_ssamuels IS
15
16  SIGNAL CO, C1, C2 : STD_LOGIC;
17
18  COMPONENT FullAdder_ssamuels IS
19  PORT (A, B, Cin : IN STD_LOGIC;
20        Cout, Sum : OUT STD_LOGIC);
21  END COMPONENT FullAdder_ssamuels;
22
23  BEGIN
24  fa0 : FullAdder_ssamuels PORT MAP (A(0), B(0), Cin, CO, Sum(0));
25  fa1 : FullAdder_ssamuels PORT MAP (A(1), B(1), CO, C1, Sum(1));
26  fa2 : FullAdder_ssamuels PORT MAP (A(2), B(2), C1, C2, Sum(2));
27  fa3 : FullAdder_ssamuels PORT MAP (A(3), B(3), C2, Cout, Sum(3));
28  END Structure;

```

## Timing Diagram




## Use Cases






**Part 4:** A 8-bit Adder to add 2 8-bit binary numbers (A7,A6,A5,A4,A3,A2,A1,A0 and B7,B6,B5,B4,B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S7,S6,S5,S4,S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built.

### Project Settings Snip



### Draw your circuit HERE



## VHDL Code

## Successful Compilation

```

1  --8-bit Adder using 4-bit Adder by Sophie Samuels
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  ENTITY Adder_8bit_ssamuels IS
7  =   PORT (A, B : IN STD_LOGIC_VECTOR (7 downto 0);
8        Cin : IN STD_LOGIC;
9
10         Cout : OUT STD_LOGIC;
11         Sum : OUT STD_LOGIC_VECTOR (7 downto 0));
12  END Adder_8bit_ssamuels;
13
14  ARCHITECTURE Structure OF Adder_8bit_ssamuels IS
15
16  SIGNAL CO : STD_LOGIC;
17
18  COMPONENT Adder_4bit_ssamuels IS
19  =   PORT (A, B : IN STD_LOGIC_VECTOR (3 downto 0);
20        Cin : IN STD_LOGIC;
21
22         Cout : OUT STD_LOGIC;
23         Sum : OUT STD_LOGIC_VECTOR (3 downto 0));
24  END COMPONENT Adder_4bit_ssamuels;
25
26  BEGIN
27  fa0 : Adder_4bit_ssamuels PORT MAP (A(3 downto 0), B(3 downto 0), Cin, CO, Sum(3 downto 0));
28  fa1 : Adder_4bit_ssamuels PORT MAP (A(7 downto 4), B(7 downto 4), CO, Cout, Sum(7 downto 4));
29  END Structure;

```

Compiler Tool

Analysis & Synthesis: 100 % (00:00:05)

Filter: 100 % (00:00:02)


Assembler: 100 % (00:00:01)

Classic Timing Analyzer: 100 % (00:00:02)

Full Compilation: 100 % (00:00:10)


Start Stop Report

## Timing Diagram



**Part 5:** A 16-bit Adder to add 2 16-bit binary numbers(A15,A14,A13,A12,A11,A10,A9,A8,A7,A6,A5,A4,A3,A2,A1,A0 and B15,B14,B13,B12,B11,B10,B9,B8,B7,B6,B5,B4,B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 16-bit Sum (S15,S14,S13,S12,S11,S10,S9,S8,S7,S6,S5,S4,S3,S2,S1,S0) and 1-bit Carry-out (Cout) with component you built.

## Project Settings Snip



**\*\*Amended project settings after completing initial project settings to allow greater number of pins**

## VHDL Code

The image shows a VHDL code editor window titled "Adder\_16bit\_ssamuels.vhd". The code is as follows:

```

1  --16 bit Adder using 8 bit Adders by Sophie Samuels
2
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.all;
5
6  ENTITY Adder_16bit_ssamuels IS
7  PORT (A, B : IN STD_LOGIC_VECTOR (15 downto 0);
8        Cin : IN STD_LOGIC;
9
10         Cout : OUT STD_LOGIC;
11         Sum : OUT STD_LOGIC_VECTOR (15 downto 0));
12  END Adder_16bit_ssamuels;
13
14  ARCHITECTURE Structure of Adder_16bit_ssamuels IS
15
16  SIGNAL CO : STD_LOGIC;
17
18  COMPONENT Adder_8bit_ssamuels IS
19  PORT (A, B : IN STD_LOGIC_VECTOR (7 downto 0);
20        Cin : IN STD_LOGIC;
21
22         Cout : OUT STD_LOGIC;
23         Sum : OUT STD_LOGIC_VECTOR (7 downto 0));
24  END COMPONENT Adder_8bit_ssamuels;
25
26  BEGIN
27  fa0 : Adder_8bit_ssamuels PORT MAP (A(7 downto 0), B(7 downto 0), Cin, CO, Sum(7 downto 0));
28  fa1 : Adder_8bit_ssamuels PORT MAP (A(15 downto 8), B(15 downto 8), CO, Cout, Sum(15 downto 8));
29  END Structure;


```

Overlaid on the code editor is the "Compiler Tool" window. It shows the progress of the compilation process:

- Analysis & Synthesis: 100 % (00:00:07)
- Fitter: 100 % (00:00:02)
- Assembler: 100 % (00:00:01)
- Classic Timing Analyzer: 100 % (00:00:01)
- Full Compilation: 100 % (00:00:11)

Buttons for "Start", "Stop", and "Report" are visible at the bottom of the Compiler Tool window.

## Timing Diagram



Received Assistance from:  
TA: Omair, Chelsea, Harry