Lab 1

Sophie Samuels

10/1/23

CDA3203 Computer Logic Design

Fall 2023

Dr. Maria Petrie

Florida Atlantic University

Part 1: Design 9 circuits by completing below: Draw the symbol for the gate, its Truth Table, its Simplest Sum of Products Expression, draw its NOT-AND-OR Equivalent Circuit, its all-NAND Equivalent Circuit.

1.1 NOT gate.

Draw NOT gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	<table><tr><th>A</th><th>NOT(A)</th></tr><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr></table> Y1=A’		

1.2- AND gate

Draw AND gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
	<table><tr><th>A</th><th>B</th><th>AND(A,B)</th></tr><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></table> Y2=AB		

1.3- OR gate

Draw OR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	OR(A,B)
0	0	0
0	1	1
1	0	1
1	1	1

Y3=A+B

1.4- XOR gate

Draw XOR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	XOR(A,B)
0	0	0
0	1	1
1	0	1
1	1	0

Y4=A⊕B

1.5- NAND gate

Draw NAND gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	NAND(A,B)
0	0	1
0	1	1
1	0	1
1	1	0

Y5=(AB)’

1.6- NOR gate

Draw NOR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	NOR(A,B)
0	0	1
0	1	0
1	0	0
1	1	0

Y6=(A+B)’

1.7- XNOR gate

Draw XNOR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

A	B	XNOR(A,B)
0	0	1
0	1	0
1	0	0
1	1	1

Y7=A⊙B

1.8 3-input NAND gate

Draw 3-input NAND gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

X_2	X_1	X_0	NAND3
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Y8=(ABC)’

1.9- 2 to 1 Encoder or Multiplexer (Mux)

Draw 2to1 Mux	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

s	X_1	X_2	Mux
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

$Y9 = s'x_1 + sx_2$

1.10 - 2 to 4 decoder or Demultiplexer (DMux)

Draw 2to4 DMux	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit
			

X_1	X_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

$Y3 = X_0X_1$
$Y2 = X_0'X_1$
$Y1 = X_0X_1'$
$Y0 = X_0'X_1'$

2.1 Create a new project in Altera Quartus using VHDL of a **3-input NAND** circuit call it NAND3_YourName, using all-NAND gates

Project Wizard



3-input NAND Diagram



Truth Table

X_2	X_1	X_0	NAND3
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Successful Compilation



Timing Diagram



2.2 Create a new project in Altera Quartus using VHDL of a **4-input NAND** circuit, call it NAND4_YourName, **using all-NAND gates**

Project Wizard



4-input NAND Diagram



Truth Table

A	B	C	D	NAND4
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Successful Compilation



Timing Diagram



2.3 Create a new project in Altera Quartus using VHDL of a **2 to 1 Multiplexer/Encoder (Mux)** circuit, call it Mux2to1_YourName, **using all-NAND gates**

Project Wizard



Mux2to1 Diagram



Truth Table

s	X_0	X_1	**Mux2:1**
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Successful Compilation

Mux4to1_samuelssophie.vhd

```
1  --Mux 4 to 1
2  --Built with 2-input NAND
3  --By Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY mux4to1_samuelssophie IS
9  PORT ( I0, I1, I2, I3, S0, S1 : IN STD_LOGIC ;
10          Y                     : OUT STD_LOGIC ) ;
11 END mux4to1_samuelssophie ;
12
13 ARCHITECTURE structure OF mux4to1_samuelssophie IS
14     SIGNAL y1, y2 : STD_LOGIC;
15
16 COMPONENT mux2to1_samuelssophie IS
17 PORT (x1, x2, s : IN STD_LOGIC;
18       y         : OUT STD_LOGIC);
19 END COMPONENT mux2to1_samuelssophie;
20
21 BEGIN
22 mux0: mux2to1_samuelssophie PORT MAP(x1=>I0, x2=>I1, S=>S0, y=>y1);
23 mux1: mux2to1_samuelssophie PORT MAP(x1=>I2, x2=>I3, S=>S0, y=>y2);
24 mux2: mux2to1_samuelssophie PORT MAP(x1=>y1, x2=>y2, S=>S1, y=>y);
25 END structure;
26
27
```



Timing Diagram



2.4. Create a new project in Altera Quartus using VHDL of a **4-to-1 Mux** circuit, call it Mux4to1_YourName, **using only Mux2to1 components.**

Project Wizard



Mux4to1 Diagram



Truth Table

S_0	S_1	Mux4:1
0	0	I0
0	1	I1
1	0	I2
1	1	I3

Successful Compilation



Timing Diagram



2.5 Create a new project in Altera Quartus using VHDL of a **8-to-1 Mux**, call it Mux8to1_YourName, using **only Mux4to1 and/or Mux2to1components**

Project Wizard



Mux8to1 Diagram



Truth Table

S_0	S_1	S_2	Mux4:1
0	0	0	I0
0	0	1	I1
0	1	0	I2
0	1	1	I3
1	0	0	I4
1	0	1	I5
1	1	0	I6
1	1	1	I7

Successful Compilation



Timing Diagram



2.6 Create a new project in Altera Quartus using VHDL of a **16-to-1 Mux**, call it Mux8to1_YourName, **using only Mux8to1, Mux4to1 and/or Mux2to1 components.**

Project Wizard



Mux16to1 Diagram



Successful Compilation

Mux16to1_samuelssophie.vhd

```
1  --Mux 16 to 1
2  --Built with Mux 8 to 1
3  --By Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY mux16to1_samuelssophie IS
9  PORT ( I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15, S0, S1, S2, S3 : IN STD_LOGIC ;
10         Y                                                                                    : OUT STD_LOGIC ) ;
11 END mux16to1_samuelssophie ;
12
13 ARCHITECTURE structure OF mux16to1_samuelssophie IS
14      SIGNAL y1, y2 : STD_LOGIC;
15
16 COMPONENT mux2to1_samuelssophie IS
17 PORT ( x1, x2, s : IN STD_LOGIC ;
18         y       : OUT STD_LOGIC) ;
19 END COMPONENT mux2to1_samuelssophie ;
20
21 COMPONENT mux4to1_samuelssophie IS
22 PORT (I0, I1, I2, I3, S0, S1 : IN STD_LOGIC;
23        y                     : OUT STD_LOGIC);
24 END COMPONENT mux4to1_samuelssophie;
25
26 COMPONENT mux8to1_samuelssophie IS
27 PORT ( I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2 : IN STD_LOGIC ;
28         Y                                        : OUT STD_LOGIC ) ;
29 END COMPONENT mux8to1_samuelssophie ;
30
31 BEGIN
32 mux0: mux8to1_samuelssophie PORT MAP(I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2, y1);
33 mux1: mux8to1_samuelssophie PORT MAP(I8, I9, I10, I11, I12, I13, I14, I15, S0, S1, S2, y2);
34 mux2: mux2to1_samuelssophie PORT MAP(y1, y2, S3, y);
35 END structure;
```



Truth Table

S_0	S_1	S_2	S_3	Mux4:1
0	0	0	0	I0
0	0	0	1	I1
0	0	1	0	I2
0	0	1	1	I3
0	1	0	0	I4
0	1	0	1	I5
0	1	1	0	I6
0	1	1	1	I7
1	0	0	0	I8
1	0	0	1	I9
1	0	1	0	I10
1	0	1	1	I11
1	1	0	0	I12
1	1	0	1	I13
1	1	1	0	I14
1	1	1	1	I15

Timing Diagram



This project was done by: Sophie Samuels

following the tutorial videos created by Dr. Petrie and material in the class textbook,
with no other outside resources or help with the following exceptions:
✓ Received help from Teaching Assistant: Chelsea, Harry
✓ Found the following material on the internet: https://www.electronics-tutorials.ws/logic/logic_5.html,
___ Other: