

Lab 1

Sophie Samuels

10/1/23

CDA3203 Computer Logic Design




Fall 2023

Dr. Maria Petrie




Florida Atlantic University

Part 1: Design 9 circuits by completing below: Draw the symbol for the gate, its Truth Table, its Simplest Sum of Products Expression, draw its NOT-AND-OR Equivalent Circuit, its all-NAND Equivalent Circuit.




1.1 NOT gate.

Draw NOT gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit						
	<table border="1"><thead><tr><th>A</th><th>NOT(A)</th></tr></thead><tbody><tr><td>1</td><td>0</td></tr><tr><td>0</td><td>1</td></tr></tbody></table> <p>$Y1=A'$</p>	A	NOT(A)	1	0	0	1		
A	NOT(A)								
1	0								
0	1								




1.2- AND gate

Draw AND gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit															
	<table border="1"><thead><tr><th>A</th><th>B</th><th>AND(A,B)</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table> <p>Y2=AB</p>	A	B	AND(A,B)	0	0	0	0	1	0	1	0	0	1	1	1		
A	B	AND(A,B)																
0	0	0																
0	1	0																
1	0	0																
1	1	1																




1.3- OR gate

Draw OR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit															
	<table border="1" data-bbox="399 435 651 620"><thead><tr><th>A</th><th>B</th><th>OR(A,B)</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table> <p data-bbox="436 665 527 690">$Y_3=A+B$</p>	A	B	OR(A,B)	0	0	0	0	1	1	1	0	1	1	1	1		
A	B	OR(A,B)																
0	0	0																
0	1	1																
1	0	1																
1	1	1																




1.4- XOR gate

Draw XOR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit															
	<table border="1" data-bbox="384 1023 653 1211"><thead><tr><th>A</th><th>B</th><th>XOR(A,B)</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>0</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table> <p data-bbox="438 1247 546 1274">$Y4=A\oplus B$</p>	A	B	XOR(A,B)	0	0	0	0	1	1	1	0	1	1	1	0		
A	B	XOR(A,B)																
0	0	0																
0	1	1																
1	0	1																
1	1	0																




1.5- NAND gate

Draw NAND gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit															
	<table border="1"><thead><tr><th>A</th><th>B</th><th>NAND(A,B)</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table> <p>$Y5=(AB)'$</p>	A	B	NAND(A,B)	0	0	1	0	1	1	1	0	1	1	1	0		
A	B	NAND(A,B)																
0	0	1																
0	1	1																
1	0	1																
1	1	0																




1.6- NOR gate

Draw NOR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit															
	<table border="1" data-bbox="384 1029 655 1214"><thead><tr><th>A</th><th>B</th><th>NOR(A,B)</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>0</td></tr></tbody></table> <p data-bbox="447 1258 562 1284">$Y6=(A+B)'$</p>	A	B	NOR(A,B)	0	0	1	0	1	0	1	0	0	1	1	0		
A	B	NOR(A,B)																
0	0	1																
0	1	0																
1	0	0																
1	1	0																




1.7- XNOR gate

Draw XNOR gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit															
	<table border="1"><thead><tr><th>A</th><th>B</th><th>XNOR(A,B)</th></tr></thead><tbody><tr><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td></tr></tbody></table> <p>$Y7=A\odot B$</p>	A	B	XNOR(A,B)	0	0	1	0	1	0	1	0	0	1	1	1		
A	B	XNOR(A,B)																
0	0	1																
0	1	0																
1	0	0																
1	1	1																




1.8 3-input NAND gate

Draw 3-input NAND gate	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit																																				
	<table><tr><th>X_2</th><th>X_1</th><th>X_0</th><th>NAND3</th></tr><tr><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td></tr><tr><td>1</td><td>0</td><td>1</td><td>1</td></tr><tr><td>1</td><td>1</td><td>0</td><td>1</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td></tr></table> <p>$Y8 = (ABC)'$</p>	X_2	X_1	X_0	NAND3	0	0	0	1	0	0	1	1	0	1	0	1	0	1	1	1	1	0	0	1	1	0	1	1	1	1	0	1	1	1	1	0		
X_2	X_1	X_0	NAND3																																				
0	0	0	1																																				
0	0	1	1																																				
0	1	0	1																																				
0	1	1	1																																				
1	0	0	1																																				
1	0	1	1																																				
1	1	0	1																																				
1	1	1	0																																				

1.9- 2 to 1 Encoder or Multiplexer (Mux)

Draw 2to1 Mux	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit																																				
	<table border="1"> <thead> <tr> <th>s</th><th>X₁</th><th>X₂</th><th>Mux</th></tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td></tr> </tbody> </table> <p>$Y = s'x_1 + sx_2$</p>	s	X ₁	X ₂	Mux	0	0	0	0	0	0	1	0	0	1	0	1	0	1	1	1	1	0	0	0	1	0	1	1	1	1	0	0	1	1	1	1		
s	X ₁	X ₂	Mux																																				
0	0	0	0																																				
0	0	1	0																																				
0	1	0	1																																				
0	1	1	1																																				
1	0	0	0																																				
1	0	1	1																																				
1	1	0	0																																				
1	1	1	1																																				

1.10 - 2 to 4 decoder or Demultiplexer (DMux)

Draw 2to4 DMux	Truth Table and Simplest Sum of Products Equation	NOT-AND-OR Equivalent Circuit	all-NAND Equivalent Circuit																														
	<table><tr><th>X₁</th><th>X₀</th><th>Y₃</th><th>Y₂</th><th>Y₁</th><th>Y₀</th></tr><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td></tr><tr><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr><tr><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td></tr><tr><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr></table> <p>Y3=X₀X₁ Y2=X₀'X₁ Y1=X₀X₁' Y0=X₀'X₁'</p>	X ₁	X ₀	Y ₃	Y ₂	Y ₁	Y ₀	0	0	0	0	0	1	0	1	0	0	1	0	1	0	0	1	0	0	1	1	1	0	0	0		
X ₁	X ₀	Y ₃	Y ₂	Y ₁	Y ₀																												
0	0	0	0	0	1																												
0	1	0	0	1	0																												
1	0	0	1	0	0																												
1	1	1	0	0	0																												

2.1 Create a new project in Altera Quartus using VHDL of a **3-input NAND** circuit call it NAND3_YourName, **using all-NAND gates**

Project Wizard

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:
c:/altera/91/quartus/Lab1_samuelsophie/

Project name: NAND3_samuelsophie

Top-level design entity: NAND3_samuelsophie

Number of files added: 0

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ALC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>


Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C

< Back Next > **Finish** Cancel

3-input NAND Diagram



Truth Table

X_2	X_1	X_0	NAND3
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Successful Compilation

NAND3_samuelsophie.vhd

```
1  --3-Input NAND
2  --Built from 2-input NAND
3  --by Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY NAND3_samuelsophie IS
9      PORT ( A, B, C : IN STD_LOGIC ;
10             Y       : OUT STD_LOGIC ) ;
11  END NAND3_samuelsophie;
12
13  -- Structural specification
14  ARCHITECTURE structure OF NAND3_samuelsophie IS
15      SIGNAL w1, w2 : STD_LOGIC;
16  BEGIN
17      w1 <= A NAND B;
18      w2 <= w1 NAND w1;
19      Y <= w2 NAND C;
20  END structure;
```

Compiler Tool

Analysis & Synthesis	Filter	Assembler	Classic Timing Analyzer
100 %	100 %	100 %	100 %
00:00:03	00:00:01	00:00:02	00:00:02


Full Compilation

100 %

00:00:08

Start Stop Report

Timing Diagram



2.2 Create a new project in Altera Quartus using VHDL of a **4-input NAND** circuit, call it NAND4_YourName, **using all-NAND gates**

Project Wizard

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:
C:/altera/91/quartus/Lab1_samuelsophie/

Project name: NAND4_samuelsophie
Top-level design entity: NAND4_samuelsophie

Number of files added: 0
Number of user libraries added: 0


Device assignments:
Family name: MAX3000A
Device: EPM3064ALC44-10

EDA tools:
Design entry/synthesis: <None>
Simulation: <None>
Timing analysis: <None>

Operating conditions:
Core voltage: 3.3V
Junction temperature range: 0-85 °C

< Back Next > **Finish** Cancel

4-input NAND Diagram



Truth Table

A	B	C	D	NAND4
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

Successful Compilation


The VHDL code in the background is as follows:

```
1  --4-Input NAND
2  --Build from 2-input NAND
3  --by Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY NAND4_samuelssophie IS
9  PORT ( A, B, C, D : IN STD_LOGIC ;
10        Y       : OUT STD_LOGIC) ;
11  END NAND4_samuelssophie;
12
13  --Structural Specifications
14  ARCHITECTURE structure OF NAND4_samuelssophie IS
15  SIGNAL w1, w2, w3, w4 : STD_LOGIC;
16  BEGIN
17    w1 <= A NAND B;
18    w2 <= C NAND D;
19    w3 <= w1 NAND w1;
20    w4 <= w2 NAND w2;
21    Y <= w3 NAND w4;
22  END structure;
```

The 'Compiler Tool' dialog box shows the following progress:

Tool	Progress	Time
Analysis & Synthesis	100 %	00:00:03
Filter	100 %	00:00:01
Assembler	100 %	00:00:02
Classic Timing Analyzer	100 %	00:00:01
Full Compilation	100 %	00:00:07

Timing Diagram



2.3 Create a new project in Altera Quartus using VHDL of a **2 to 1 Multiplexer/Encoder (Mux)** circuit, call it Mux2to1_YourName, **using all-NAND gates**

Project Wizard

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:
C:/altera/91/quartus/Lab1_samuelssophie/

Project name: Mux2to1_samuelssophie

Top-level design entity: Mux2to1_samuelssophie

Number of files added: 0

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ALC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>


Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C

< Back Next > Finish Cancel

Mux2to1 Diagram



Truth Table

s	X_0	X_1	Mux2:1
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Successful Compilation

Mux4to1_samuelssophie.vhd

```
1  --Mux 4 to 1
2  --Built with 2-input NAND
3  --By Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY mux4to1_samuelssophie IS
9  PORT ( IO, I1, I2, I3, S0, S1 : IN STD_LOGIC ;
10        y : OUT STD_LOGIC ) ;
11  END mux4to1_samuelssophie ;
12
13  ARCHITECTURE structure OF mux4to1_samuelssophie IS
14    SIGNAL y1, y2 : STD_LOGIC;
15
16  COMPONENT mux2to1_samuelssophie IS
17  PORT (x1, x2, s : IN STD_LOGIC;
18        y : OUT STD_LOGIC);
19  END COMPONENT mux2to1_samuelssophie;
20
21  BEGIN
22    mux0: mux2to1_samuelssophie PORT MAP(x1=>IO, x2=>I1, S=>S0, y=>y1);
23    mux1: mux2to1_samuelssophie PORT MAP(x1=>I2, x2=>I3, S=>S0, y=>y2);
24    mux2: mux2to1_samuelssophie PORT MAP(x1=>y1, x2=>y2, S=>S1, y=>y);
25  END structure;
```

Compiler Tool

Analysis & Synthesis	Filter	Assembler	Classic Timing Analyzer
100 %	100 %	100 %	100 %
00:00:05	00:00:03	00:00:02	00:00:02


Full Compilation

100 %

00:00:12

Start Stop Report

Timing Diagram



2.4. Create a new project in Altera Quartus using VHDL of a 4-to-1 Mux circuit, call it Mux4to1_YourName, using only Mux2to1 components.

Project Wizard

New Project Wizard: Summary [page 5 of 5]

When you click Finish, the project will be created with the following settings:

Project directory:
C:/altera/91/quartus/Lab1_samuelssophie/

Project name: Mux4to1_samuelssophie

Top-level design entity: Mux4to1_samuelssophie

Number of files added: 3

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ALC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>


Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C

< Back Next > Finish Cancel

Mux4to1 Diagram



Truth Table

S_0	S_1	Mux4:1
0	0	I0
0	1	I1
1	0	I2
1	1	I3

Successful Compilation

The screenshot shows a VHDL editor window titled "NAND4_samuelsophie.vhd". The code defines a 4-input NAND gate entity and its structural specifications. A "Compiler Tool" dialog box is open in the foreground, displaying the progress of the compilation process.


```
1  --4-Input NAND
2  --Build from 2-input NAND
3  --by Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY NAND4_samuelsophie IS
9  PORT ( A, B, C, D : IN STD_LOGIC ;
10        Y : OUT STD_LOGIC ) ;
11  END NAND4_samuelsophie;
12
13  --Structural Specifications
14  ARCHITECTURE structure OF NAND4_samuelsophie IS
15  SIGNAL w1, w2, w3, w4 : STD_LOGIC;
16  BEGIN
17    w1 <= A NAND B;
18    w2 <= C NAND D;
19    w3 <= w1 NAND w2;
20    w4 <= w2 NAND w3;
21    Y <= w3 NAND w4;
22  END structure;
```

The "Compiler Tool" dialog box shows the following progress:

- Analysis & Synthesis: 100 % (00:00:03)
- Filter: 100 % (00:00:01)
- Assembler: 100 % (00:00:02)
- Classic Timing Analyzer: 100 % (00:00:01)
- Full Compilation: 100 % (00:00:07)



Buttons for Start, Stop, and Report are visible at the bottom of the dialog.

Timing Diagram



2.5 Create a new project in Altera Quartus using VHDL of a **8-to-1 Mux**, call it Mux8to1_YourName, using **only Mux4to1 and/or Mux2to1 components**


Project Wizard




Truth Table

S_0	S_1	S_2	Mux4:1
0	0	0	I0
0	0	1	I1
0	1	0	I2
0	1	1	I3
1	0	0	I4
1	0	1	I5
1	1	0	I6
1	1	1	I7



Successful Compilation



Timing Diagram



2.6 Create a new project in Altera Quartus using VHDL of a 16-to-1 Mux, call it Mux8to1_YourName, using only Mux8to1, Mux4to1 and/or Mux2to1 components.



Successful Compilation

```

1  --Mux 16 to 1
2  --Built with Mux 8 to 1
3  --By Sophie Samuels
4
5  LIBRARY ieee;
6  USE ieee.std_logic_1164.all;
7
8  ENTITY mux16to1_samuelsophie IS
9  PORT ( I0, I1, I2, I3, I4, I5, I6, I7, I8, I9, I10, I11, I12, I13, I14, I15, S0, S1, S2, S3 : IN STD_LOGIC ;
10         Y : OUT STD_LOGIC );
11 END mux16to1_samuelsophie ;
12
13 ARCHITECTURE structure OF mux16to1_samuelsophie IS
14     SIGNAL y1, y2 : STD_LOGIC;
15
16 COMPONENT mux2to1_samuelsophie IS
17 PORT ( x1, x2, s : IN STD_LOGIC ;
18         y : OUT STD_LOGIC );
19 END COMPONENT mux2to1_samuelsophie ;
20
21 COMPONENT mux4to1_samuelsophie IS
22 PORT ( I0, I1, I2, I3, S0, S1 : IN STD_LOGIC ;
23         y : OUT STD_LOGIC );
24 END COMPONENT mux4to1_samuelsophie ;
25
26 COMPONENT mux8to1_samuelsophie IS
27 PORT ( I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2 : IN STD_LOGIC ;
28         Y : OUT STD_LOGIC );
29 END COMPONENT mux8to1_samuelsophie ;
30
31 BEGIN
32     mux0: mux8to1_samuelsophie PORT MAP(I0, I1, I2, I3, I4, I5, I6, I7, S0, S1, S2, y1);
33     mux1: mux8to1_samuelsophie PORT MAP(I8, I9, I10, I11, I12, I13, I14, I15, S0, S1, S2, y2);
34     mux2: mux2to1_samuelsophie PORT MAP(y1, y2, S3, y);
35 END structure;

```

Compiler Tool Summary:

Analysis & Synthesis	Filter	Assembler	Classic Timing Analyzer
100%	100%	100%	100%
00:00:05	00:00:01	00:00:02	00:00:01


Full Compilation: 100% (00:00:09)

Buttons: Start, Stop, Report

Truth Table

S_0	S_1	S_2	S_3	Mux4:1
0	0	0	0	I0
0	0	0	1	I1
0	0	1	0	I2
0	0	1	1	I3
0	1	0	0	I4
0	1	0	1	I5
0	1	1	0	I6
0	1	1	1	I7
1	0	0	0	I8
1	0	0	1	I9
1	0	1	0	I10
1	0	1	1	I11
1	1	0	0	I12
1	1	0	1	I13
1	1	1	0	I14
1	1	1	1	I15

Timing Diagram



This project was done by: Sophie Samuels

following the tutorial videos created by Dr. Petrie and material in the class textbook,
with no other outside resources or help with the following exceptions:

☒ Received help from Teaching Assistant: Chelsea, Harry

☒ Found the following material on the internet: https://www.electronics-tutorials.ws/logic/logic_5.html,

☐ Other: